2013-04-02 00:04:45 -06:00
|
|
|
|
2013-02-04 08:09:16 -07:00
|
|
|
/*
|
|
|
|
* Copyright 2013 Freescale Semiconductor, Inc.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
2013-11-14 14:02:11 -07:00
|
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
2013-04-02 00:04:45 -06:00
|
|
|
#include "imx6dl-pinfunc.h"
|
2013-07-10 23:58:36 -06:00
|
|
|
#include "imx6qdl.dtsi"
|
2013-02-04 08:09:16 -07:00
|
|
|
|
|
|
|
/ {
|
2014-10-29 08:36:30 -06:00
|
|
|
aliases {
|
|
|
|
i2c3 = &i2c4;
|
|
|
|
};
|
|
|
|
|
2013-02-04 08:09:16 -07:00
|
|
|
cpus {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
cpu@0 {
|
|
|
|
compatible = "arm,cortex-a9";
|
2013-04-18 11:34:06 -06:00
|
|
|
device_type = "cpu";
|
2013-02-04 08:09:16 -07:00
|
|
|
reg = <0>;
|
|
|
|
next-level-cache = <&L2>;
|
2013-12-19 08:02:10 -07:00
|
|
|
operating-points = <
|
|
|
|
/* kHz uV */
|
ARM: dts: imx6dl: correct cpufreq volt/freq table
Currently the cpufreq volt/freq table we used is
for LDO enable mode, according to latest datasheet
Rev. 3, 03/2014, the volt/freq table is as below:
LDO enabled(min value):
996MHz: VDDARM: 1.225V, VDDSOC: 1.150V;
792MHz: VDDARM: 1.150V, VDDSOC: 1.150V;
396MHz: VDDARM: 1.050V, VDDSOC: 1.150V;
LDO bypassed(min value):
996MHz: VDDARM: 1.250V, VDDSOC: 1.150V;
792MHz: VDDARM: 1.150V, VDDSOC: 1.150V;
396MHz: VDDARM: 1.050V, VDDSOC: 1.150V;
Adding 25mV to cover board IR drop, for LDO enabled
mode of 996MHz, VDDARM should be 1.250V, so this
patch updates it.
Signed-off-by: Anson Huang <b20788@freescale.com>
Reviewed-by: Philipp Zabel <p.zabel@pengutronix.de>
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
2014-12-05 01:23:49 -07:00
|
|
|
996000 1250000
|
2013-12-19 08:02:10 -07:00
|
|
|
792000 1175000
|
2016-04-25 14:37:17 -06:00
|
|
|
396000 1150000
|
2013-12-19 08:02:10 -07:00
|
|
|
>;
|
|
|
|
fsl,soc-operating-points = <
|
|
|
|
/* ARM kHz SOC-PU uV */
|
|
|
|
996000 1175000
|
|
|
|
792000 1175000
|
|
|
|
396000 1175000
|
|
|
|
>;
|
|
|
|
clock-latency = <61036>; /* two CLK32 periods */
|
2014-06-15 06:36:50 -06:00
|
|
|
clocks = <&clks IMX6QDL_CLK_ARM>,
|
|
|
|
<&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
|
|
|
|
<&clks IMX6QDL_CLK_STEP>,
|
|
|
|
<&clks IMX6QDL_CLK_PLL1_SW>,
|
|
|
|
<&clks IMX6QDL_CLK_PLL1_SYS>;
|
2013-12-19 08:02:10 -07:00
|
|
|
clock-names = "arm", "pll2_pfd2_396m", "step",
|
|
|
|
"pll1_sw", "pll1_sys";
|
|
|
|
arm-supply = <®_arm>;
|
|
|
|
pu-supply = <®_pu>;
|
|
|
|
soc-supply = <®_soc>;
|
2013-02-04 08:09:16 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
cpu@1 {
|
|
|
|
compatible = "arm,cortex-a9";
|
2013-04-18 11:34:06 -06:00
|
|
|
device_type = "cpu";
|
2013-02-04 08:09:16 -07:00
|
|
|
reg = <1>;
|
|
|
|
next-level-cache = <&L2>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
soc {
|
2013-07-23 01:25:13 -06:00
|
|
|
ocram: sram@00900000 {
|
|
|
|
compatible = "mmio-sram";
|
|
|
|
reg = <0x00900000 0x20000>;
|
2014-06-15 06:36:50 -06:00
|
|
|
clocks = <&clks IMX6QDL_CLK_OCRAM>;
|
2013-07-23 01:25:13 -06:00
|
|
|
};
|
|
|
|
|
2013-02-04 08:09:16 -07:00
|
|
|
aips1: aips-bus@02000000 {
|
2013-04-02 00:04:45 -06:00
|
|
|
iomuxc: iomuxc@020e0000 {
|
|
|
|
compatible = "fsl,imx6dl-iomuxc";
|
|
|
|
};
|
|
|
|
|
2013-02-04 08:09:16 -07:00
|
|
|
pxp: pxp@020f0000 {
|
|
|
|
reg = <0x020f0000 0x4000>;
|
2013-11-14 14:02:11 -07:00
|
|
|
interrupts = <0 98 IRQ_TYPE_LEVEL_HIGH>;
|
2013-02-04 08:09:16 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
epdc: epdc@020f4000 {
|
|
|
|
reg = <0x020f4000 0x4000>;
|
2013-11-14 14:02:11 -07:00
|
|
|
interrupts = <0 97 IRQ_TYPE_LEVEL_HIGH>;
|
2013-02-04 08:09:16 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
lcdif: lcdif@020f8000 {
|
|
|
|
reg = <0x020f8000 0x4000>;
|
2013-11-14 14:02:11 -07:00
|
|
|
interrupts = <0 39 IRQ_TYPE_LEVEL_HIGH>;
|
2013-02-04 08:09:16 -07:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
aips2: aips-bus@02100000 {
|
|
|
|
i2c4: i2c@021f8000 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2014-05-09 09:01:56 -06:00
|
|
|
compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
|
2013-02-04 08:09:16 -07:00
|
|
|
reg = <0x021f8000 0x4000>;
|
2013-11-14 14:02:11 -07:00
|
|
|
interrupts = <0 35 IRQ_TYPE_LEVEL_HIGH>;
|
2014-06-15 06:36:50 -06:00
|
|
|
clocks = <&clks IMX6DL_CLK_I2C4>;
|
2013-02-04 08:09:16 -07:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2014-03-05 02:21:01 -07:00
|
|
|
|
|
|
|
display-subsystem {
|
|
|
|
compatible = "fsl,imx-display-subsystem";
|
|
|
|
ports = <&ipu1_di0>, <&ipu1_di1>;
|
|
|
|
};
|
2015-12-15 09:30:09 -07:00
|
|
|
|
|
|
|
gpu-subsystem {
|
|
|
|
compatible = "fsl,imx-gpu-subsystem";
|
|
|
|
cores = <&gpu_2d>, <&gpu_3d>;
|
|
|
|
};
|
2014-03-05 02:21:01 -07:00
|
|
|
};
|
|
|
|
|
2016-09-08 20:02:36 -06:00
|
|
|
&gpio1 {
|
|
|
|
gpio-ranges = <&iomuxc 0 131 2>, <&iomuxc 2 137 8>, <&iomuxc 10 189 2>,
|
|
|
|
<&iomuxc 12 194 1>, <&iomuxc 13 193 1>, <&iomuxc 14 192 1>,
|
|
|
|
<&iomuxc 15 191 1>, <&iomuxc 16 185 2>, <&iomuxc 18 184 1>,
|
|
|
|
<&iomuxc 19 187 1>, <&iomuxc 20 183 1>, <&iomuxc 21 188 1>,
|
|
|
|
<&iomuxc 22 123 3>, <&iomuxc 25 121 1>, <&iomuxc 26 127 1>,
|
|
|
|
<&iomuxc 27 126 1>, <&iomuxc 28 128 1>, <&iomuxc 29 130 1>,
|
|
|
|
<&iomuxc 30 129 1>, <&iomuxc 31 122 1>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&gpio2 {
|
|
|
|
gpio-ranges = <&iomuxc 0 161 8>, <&iomuxc 8 208 8>, <&iomuxc 16 74 1>,
|
|
|
|
<&iomuxc 17 73 1>, <&iomuxc 18 72 1>, <&iomuxc 19 71 1>,
|
|
|
|
<&iomuxc 20 70 1>, <&iomuxc 21 69 1>, <&iomuxc 22 68 1>,
|
|
|
|
<&iomuxc 23 79 2>, <&iomuxc 25 118 2>, <&iomuxc 27 117 1>,
|
|
|
|
<&iomuxc 28 113 4>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&gpio3 {
|
|
|
|
gpio-ranges = <&iomuxc 0 97 2>, <&iomuxc 2 105 8>, <&iomuxc 10 99 6>,
|
|
|
|
<&iomuxc 16 81 16>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&gpio4 {
|
|
|
|
gpio-ranges = <&iomuxc 5 136 1>, <&iomuxc 6 145 1>, <&iomuxc 7 150 1>,
|
|
|
|
<&iomuxc 8 146 1>, <&iomuxc 9 151 1>, <&iomuxc 10 147 1>,
|
2017-01-18 03:09:51 -07:00
|
|
|
<&iomuxc 11 152 1>, <&iomuxc 12 148 1>, <&iomuxc 13 153 1>,
|
2016-09-08 20:02:36 -06:00
|
|
|
<&iomuxc 14 149 1>, <&iomuxc 15 154 1>, <&iomuxc 16 39 7>,
|
|
|
|
<&iomuxc 23 56 1>, <&iomuxc 24 61 7>, <&iomuxc 31 46 1>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&gpio5 {
|
|
|
|
gpio-ranges = <&iomuxc 0 120 1>, <&iomuxc 2 77 1>, <&iomuxc 4 76 1>,
|
|
|
|
<&iomuxc 5 47 9>, <&iomuxc 14 57 4>, <&iomuxc 18 37 1>,
|
|
|
|
<&iomuxc 19 36 1>, <&iomuxc 20 35 1>, <&iomuxc 21 38 1>,
|
|
|
|
<&iomuxc 22 29 6>, <&iomuxc 28 19 4>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&gpio6 {
|
|
|
|
gpio-ranges = <&iomuxc 0 23 6>, <&iomuxc 6 75 1>, <&iomuxc 7 156 1>,
|
|
|
|
<&iomuxc 8 155 1>, <&iomuxc 9 170 1>, <&iomuxc 10 169 1>,
|
|
|
|
<&iomuxc 11 157 1>, <&iomuxc 14 158 3>, <&iomuxc 17 204 1>,
|
|
|
|
<&iomuxc 18 203 1>, <&iomuxc 19 182 1>, <&iomuxc 20 177 4>,
|
|
|
|
<&iomuxc 24 175 1>, <&iomuxc 25 171 1>, <&iomuxc 26 181 1>,
|
|
|
|
<&iomuxc 27 172 3>, <&iomuxc 30 176 1>, <&iomuxc 31 78 1>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&gpio7 {
|
|
|
|
gpio-ranges = <&iomuxc 0 202 1>, <&iomuxc 1 201 1>, <&iomuxc 2 196 1>,
|
|
|
|
<&iomuxc 3 195 1>, <&iomuxc 4 197 4>, <&iomuxc 8 205 1>,
|
|
|
|
<&iomuxc 9 207 1>, <&iomuxc 10 206 1>, <&iomuxc 11 133 3>;
|
|
|
|
};
|
|
|
|
|
2015-06-03 01:27:39 -06:00
|
|
|
&gpt {
|
2015-11-10 23:46:05 -07:00
|
|
|
compatible = "fsl,imx6dl-gpt";
|
2015-06-03 01:27:39 -06:00
|
|
|
};
|
|
|
|
|
2014-03-05 02:21:01 -07:00
|
|
|
&hdmi {
|
|
|
|
compatible = "fsl,imx6dl-hdmi";
|
2013-02-04 08:09:16 -07:00
|
|
|
};
|
2013-06-28 06:24:16 -06:00
|
|
|
|
|
|
|
&ldb {
|
2014-06-15 06:36:50 -06:00
|
|
|
clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>, <&clks IMX6QDL_CLK_LDB_DI1_SEL>,
|
|
|
|
<&clks IMX6QDL_CLK_IPU1_DI0_SEL>, <&clks IMX6QDL_CLK_IPU1_DI1_SEL>,
|
|
|
|
<&clks IMX6QDL_CLK_LDB_DI0>, <&clks IMX6QDL_CLK_LDB_DI1>;
|
2013-06-28 06:24:16 -06:00
|
|
|
clock-names = "di0_pll", "di1_pll",
|
|
|
|
"di0_sel", "di1_sel",
|
|
|
|
"di0", "di1";
|
2013-10-30 14:10:31 -06:00
|
|
|
};
|
2014-11-11 14:12:47 -07:00
|
|
|
|
|
|
|
&vpu {
|
|
|
|
compatible = "fsl,imx6dl-vpu", "cnm,coda960";
|
|
|
|
};
|