2015-05-18 12:45:05 -06:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2015 Freescale Semiconductor, Inc.
|
|
|
|
*
|
|
|
|
* This file is dual-licensed: you can use it either under the terms
|
|
|
|
* of the GPL or the X11 license, at your option. Note that this dual
|
|
|
|
* licensing only applies to this file, and not this project as a
|
|
|
|
* whole.
|
|
|
|
*
|
|
|
|
* a) This file is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
* published by the Free Software Foundation; either version 2 of the
|
|
|
|
* License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This file is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* Or, alternatively,
|
|
|
|
*
|
|
|
|
* b) Permission is hereby granted, free of charge, to any person
|
|
|
|
* obtaining a copy of this software and associated documentation
|
|
|
|
* files (the "Software"), to deal in the Software without
|
|
|
|
* restriction, including without limitation the rights to use,
|
|
|
|
* copy, modify, merge, publish, distribute, sublicense, and/or
|
|
|
|
* sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following
|
|
|
|
* conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be
|
|
|
|
* included in all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
|
|
|
|
* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
|
|
|
|
* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
|
|
|
|
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/dts-v1/;
|
|
|
|
|
2016-06-26 02:47:53 -06:00
|
|
|
#include "imx7d.dtsi"
|
2015-05-18 12:45:05 -06:00
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "Freescale i.MX7 SabreSD Board";
|
|
|
|
compatible = "fsl,imx7d-sdb", "fsl,imx7d";
|
|
|
|
|
|
|
|
memory {
|
|
|
|
reg = <0x80000000 0x80000000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
regulators {
|
|
|
|
compatible = "simple-bus";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
reg_usb_otg1_vbus: regulator@0 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
reg = <0>;
|
|
|
|
regulator-name = "usb_otg1_vbus";
|
|
|
|
regulator-min-microvolt = <5000000>;
|
|
|
|
regulator-max-microvolt = <5000000>;
|
|
|
|
gpio = <&gpio1 5 GPIO_ACTIVE_HIGH>;
|
|
|
|
enable-active-high;
|
|
|
|
};
|
|
|
|
|
|
|
|
reg_usb_otg2_vbus: regulator@1 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
reg = <1>;
|
|
|
|
regulator-name = "usb_otg2_vbus";
|
|
|
|
regulator-min-microvolt = <5000000>;
|
|
|
|
regulator-max-microvolt = <5000000>;
|
|
|
|
gpio = <&gpio4 7 GPIO_ACTIVE_HIGH>;
|
|
|
|
enable-active-high;
|
|
|
|
};
|
|
|
|
|
|
|
|
reg_can2_3v3: regulator@2 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
reg = <2>;
|
|
|
|
regulator-name = "can2-3v3";
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
gpio = <&gpio1 7 GPIO_ACTIVE_LOW>;
|
|
|
|
};
|
|
|
|
|
|
|
|
reg_vref_1v8: regulator@3 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
reg = <3>;
|
|
|
|
regulator-name = "vref-1v8";
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
regulator-max-microvolt = <1800000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2015-12-08 03:26:23 -07:00
|
|
|
&adc1 {
|
|
|
|
vref-supply = <®_vref_1v8>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&adc2 {
|
|
|
|
vref-supply = <®_vref_1v8>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2015-05-18 12:45:05 -06:00
|
|
|
&cpu0 {
|
|
|
|
arm-supply = <&sw1a_reg>;
|
|
|
|
};
|
|
|
|
|
2016-06-22 13:37:09 -06:00
|
|
|
&ecspi3 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_ecspi3>;
|
|
|
|
cs-gpios = <&gpio5 9 GPIO_ACTIVE_HIGH>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
tsc2046@0 {
|
|
|
|
compatible = "ti,tsc2046";
|
|
|
|
reg = <0>;
|
|
|
|
spi-max-frequency = <1000000>;
|
|
|
|
pinctrl-names ="default";
|
|
|
|
pinctrl-0 = <&pinctrl_tsc2046_pendown>;
|
|
|
|
interrupt-parent = <&gpio2>;
|
|
|
|
interrupts = <29 0>;
|
|
|
|
pendown-gpio = <&gpio2 29 GPIO_ACTIVE_HIGH>;
|
|
|
|
ti,x-min = /bits/ 16 <0>;
|
|
|
|
ti,x-max = /bits/ 16 <0>;
|
|
|
|
ti,y-min = /bits/ 16 <0>;
|
|
|
|
ti,y-max = /bits/ 16 <0>;
|
|
|
|
ti,pressure-max = /bits/ 16 <0>;
|
2016-08-28 19:41:50 -06:00
|
|
|
ti,x-plate-ohms = /bits/ 16 <400>;
|
2016-06-22 13:37:09 -06:00
|
|
|
wakeup-source;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2015-09-06 20:55:02 -06:00
|
|
|
&fec1 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_enet1>;
|
|
|
|
assigned-clocks = <&clks IMX7D_ENET1_TIME_ROOT_SRC>,
|
|
|
|
<&clks IMX7D_ENET1_TIME_ROOT_CLK>;
|
|
|
|
assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;
|
|
|
|
assigned-clock-rates = <0>, <100000000>;
|
|
|
|
phy-mode = "rgmii";
|
|
|
|
phy-handle = <ðphy0>;
|
|
|
|
fsl,magic-packet;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
mdio {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
ethphy0: ethernet-phy@0 {
|
|
|
|
reg = <0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
ethphy1: ethernet-phy@1 {
|
|
|
|
reg = <1>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&fec2 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_enet2>;
|
|
|
|
assigned-clocks = <&clks IMX7D_ENET2_TIME_ROOT_SRC>,
|
|
|
|
<&clks IMX7D_ENET2_TIME_ROOT_CLK>;
|
|
|
|
assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;
|
|
|
|
assigned-clock-rates = <0>, <100000000>;
|
|
|
|
phy-mode = "rgmii";
|
|
|
|
phy-handle = <ðphy1>;
|
|
|
|
fsl,magic-packet;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2015-05-18 12:45:05 -06:00
|
|
|
&i2c1 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_i2c1>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
pmic: pfuze3000@08 {
|
|
|
|
compatible = "fsl,pfuze3000";
|
|
|
|
reg = <0x08>;
|
|
|
|
|
|
|
|
regulators {
|
|
|
|
sw1a_reg: sw1a {
|
|
|
|
regulator-min-microvolt = <700000>;
|
|
|
|
regulator-max-microvolt = <1475000>;
|
|
|
|
regulator-boot-on;
|
|
|
|
regulator-always-on;
|
|
|
|
regulator-ramp-delay = <6250>;
|
|
|
|
};
|
|
|
|
|
|
|
|
/* use sw1c_reg to align with pfuze100/pfuze200 */
|
|
|
|
sw1c_reg: sw1b {
|
|
|
|
regulator-min-microvolt = <700000>;
|
|
|
|
regulator-max-microvolt = <1475000>;
|
|
|
|
regulator-boot-on;
|
|
|
|
regulator-always-on;
|
|
|
|
regulator-ramp-delay = <6250>;
|
|
|
|
};
|
|
|
|
|
|
|
|
sw2_reg: sw2 {
|
|
|
|
regulator-min-microvolt = <1500000>;
|
|
|
|
regulator-max-microvolt = <1850000>;
|
|
|
|
regulator-boot-on;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
sw3a_reg: sw3 {
|
|
|
|
regulator-min-microvolt = <900000>;
|
|
|
|
regulator-max-microvolt = <1650000>;
|
|
|
|
regulator-boot-on;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
swbst_reg: swbst {
|
|
|
|
regulator-min-microvolt = <5000000>;
|
|
|
|
regulator-max-microvolt = <5150000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
snvs_reg: vsnvs {
|
|
|
|
regulator-min-microvolt = <1000000>;
|
|
|
|
regulator-max-microvolt = <3000000>;
|
|
|
|
regulator-boot-on;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
vref_reg: vrefddr {
|
|
|
|
regulator-boot-on;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
vgen1_reg: vldo1 {
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
vgen2_reg: vldo2 {
|
|
|
|
regulator-min-microvolt = <800000>;
|
|
|
|
regulator-max-microvolt = <1550000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
vgen3_reg: vccsd {
|
|
|
|
regulator-min-microvolt = <2850000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
vgen4_reg: v33 {
|
|
|
|
regulator-min-microvolt = <2850000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
vgen5_reg: vldo3 {
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
vgen6_reg: vldo4 {
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&i2c2 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_i2c2>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&i2c3 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_i2c3>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&i2c4 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_i2c4>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
codec: wm8960@1a {
|
|
|
|
compatible = "wlf,wm8960";
|
|
|
|
reg = <0x1a>;
|
|
|
|
clocks = <&clks IMX7D_AUDIO_MCLK_ROOT_CLK>;
|
|
|
|
clock-names = "mclk";
|
|
|
|
wlf,shared-lrclk;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2016-06-22 13:37:08 -06:00
|
|
|
&lcdif {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_lcdif>;
|
|
|
|
display = <&display0>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
display0: display {
|
|
|
|
bits-per-pixel = <16>;
|
|
|
|
bus-width = <24>;
|
|
|
|
|
|
|
|
display-timings {
|
|
|
|
native-mode = <&timing0>;
|
|
|
|
|
|
|
|
timing0: timing0 {
|
|
|
|
clock-frequency = <9200000>;
|
|
|
|
hactive = <480>;
|
|
|
|
vactive = <272>;
|
|
|
|
hfront-porch = <8>;
|
|
|
|
hback-porch = <4>;
|
|
|
|
hsync-len = <41>;
|
|
|
|
vback-porch = <2>;
|
|
|
|
vfront-porch = <4>;
|
|
|
|
vsync-len = <10>;
|
|
|
|
hsync-active = <0>;
|
|
|
|
vsync-active = <0>;
|
|
|
|
de-active = <1>;
|
|
|
|
pixelclk-active = <0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&pwm1 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_pwm1>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2015-05-18 12:45:05 -06:00
|
|
|
&uart1 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_uart1>;
|
|
|
|
assigned-clocks = <&clks IMX7D_UART1_ROOT_SRC>;
|
|
|
|
assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2015-09-07 19:57:12 -06:00
|
|
|
&usbotg1 {
|
|
|
|
vbus-supply = <®_usb_otg1_vbus>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&usbotg2 {
|
|
|
|
vbus-supply = <®_usb_otg2_vbus>;
|
|
|
|
dr_mode = "host";
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2015-05-18 12:45:05 -06:00
|
|
|
&usdhc1 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_usdhc1>;
|
2015-07-22 06:53:04 -06:00
|
|
|
cd-gpios = <&gpio5 0 GPIO_ACTIVE_LOW>;
|
|
|
|
wp-gpios = <&gpio5 1 GPIO_ACTIVE_HIGH>;
|
2015-10-21 04:10:08 -06:00
|
|
|
wakeup-source;
|
2015-05-18 12:45:05 -06:00
|
|
|
keep-power-in-suspend;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2015-08-11 05:38:29 -06:00
|
|
|
&usdhc3 {
|
|
|
|
pinctrl-names = "default", "state_100mhz", "state_200mhz";
|
|
|
|
pinctrl-0 = <&pinctrl_usdhc3>;
|
|
|
|
pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
|
|
|
|
pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
|
|
|
|
assigned-clocks = <&clks IMX7D_USDHC3_ROOT_CLK>;
|
|
|
|
assigned-clock-rates = <400000000>;
|
|
|
|
bus-width = <8>;
|
|
|
|
fsl,tuning-step = <2>;
|
|
|
|
non-removable;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2016-06-13 19:07:57 -06:00
|
|
|
&wdog1 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_wdog>;
|
|
|
|
fsl,ext-reset-output;
|
|
|
|
};
|
|
|
|
|
2015-05-18 12:45:05 -06:00
|
|
|
&iomuxc {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_hog>;
|
|
|
|
|
|
|
|
imx7d-sdb {
|
2016-06-22 13:37:09 -06:00
|
|
|
pinctrl_ecspi3: ecspi3grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_SAI2_TX_SYNC__ECSPI3_MISO 0x2
|
|
|
|
MX7D_PAD_SAI2_TX_BCLK__ECSPI3_MOSI 0x2
|
|
|
|
MX7D_PAD_SAI2_RX_DATA__ECSPI3_SCLK 0x2
|
|
|
|
MX7D_PAD_SD2_CD_B__GPIO5_IO9 0x59
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2015-09-06 20:55:02 -06:00
|
|
|
pinctrl_enet1: enet1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_GPIO1_IO10__ENET1_MDIO 0x3
|
|
|
|
MX7D_PAD_GPIO1_IO11__ENET1_MDC 0x3
|
|
|
|
MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC 0x1
|
|
|
|
MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0 0x1
|
|
|
|
MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1 0x1
|
|
|
|
MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2 0x1
|
|
|
|
MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3 0x1
|
|
|
|
MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL 0x1
|
|
|
|
MX7D_PAD_ENET1_RGMII_RXC__ENET1_RGMII_RXC 0x1
|
|
|
|
MX7D_PAD_ENET1_RGMII_RD0__ENET1_RGMII_RD0 0x1
|
|
|
|
MX7D_PAD_ENET1_RGMII_RD1__ENET1_RGMII_RD1 0x1
|
|
|
|
MX7D_PAD_ENET1_RGMII_RD2__ENET1_RGMII_RD2 0x1
|
|
|
|
MX7D_PAD_ENET1_RGMII_RD3__ENET1_RGMII_RD3 0x1
|
|
|
|
MX7D_PAD_ENET1_RGMII_RX_CTL__ENET1_RGMII_RX_CTL 0x1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_enet2: enet2grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_EPDC_GDSP__ENET2_RGMII_TXC 0x1
|
|
|
|
MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0 0x1
|
|
|
|
MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1 0x1
|
|
|
|
MX7D_PAD_EPDC_GDCLK__ENET2_RGMII_TD2 0x1
|
|
|
|
MX7D_PAD_EPDC_GDOE__ENET2_RGMII_TD3 0x1
|
|
|
|
MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL 0x1
|
|
|
|
MX7D_PAD_EPDC_SDCE1__ENET2_RGMII_RXC 0x1
|
|
|
|
MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0 0x1
|
|
|
|
MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1 0x1
|
|
|
|
MX7D_PAD_EPDC_SDOE__ENET2_RGMII_RD2 0x1
|
|
|
|
MX7D_PAD_EPDC_SDSHR__ENET2_RGMII_RD3 0x1
|
|
|
|
MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL 0x1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2015-05-18 12:45:05 -06:00
|
|
|
pinctrl_hog: hoggrp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_UART3_CTS_B__GPIO4_IO7 0x14
|
|
|
|
MX7D_PAD_ECSPI2_SS0__GPIO4_IO23 0x34 /* bt reg on */
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_i2c1: i2c1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_I2C1_SDA__I2C1_SDA 0x4000007f
|
|
|
|
MX7D_PAD_I2C1_SCL__I2C1_SCL 0x4000007f
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_i2c2: i2c2grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_I2C2_SDA__I2C2_SDA 0x4000007f
|
|
|
|
MX7D_PAD_I2C2_SCL__I2C2_SCL 0x4000007f
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_i2c3: i2c3grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_I2C3_SDA__I2C3_SDA 0x4000007f
|
|
|
|
MX7D_PAD_I2C3_SCL__I2C3_SCL 0x4000007f
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_i2c4: i2c4grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_SAI1_RX_BCLK__I2C4_SDA 0x4000007f
|
|
|
|
MX7D_PAD_SAI1_RX_SYNC__I2C4_SCL 0x4000007f
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2016-06-22 13:37:08 -06:00
|
|
|
pinctrl_lcdif: lcdifgrp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_LCD_DATA00__LCD_DATA0 0x79
|
|
|
|
MX7D_PAD_LCD_DATA01__LCD_DATA1 0x79
|
|
|
|
MX7D_PAD_LCD_DATA02__LCD_DATA2 0x79
|
|
|
|
MX7D_PAD_LCD_DATA03__LCD_DATA3 0x79
|
|
|
|
MX7D_PAD_LCD_DATA04__LCD_DATA4 0x79
|
|
|
|
MX7D_PAD_LCD_DATA05__LCD_DATA5 0x79
|
|
|
|
MX7D_PAD_LCD_DATA06__LCD_DATA6 0x79
|
|
|
|
MX7D_PAD_LCD_DATA07__LCD_DATA7 0x79
|
|
|
|
MX7D_PAD_LCD_DATA08__LCD_DATA8 0x79
|
|
|
|
MX7D_PAD_LCD_DATA09__LCD_DATA9 0x79
|
|
|
|
MX7D_PAD_LCD_DATA10__LCD_DATA10 0x79
|
|
|
|
MX7D_PAD_LCD_DATA11__LCD_DATA11 0x79
|
|
|
|
MX7D_PAD_LCD_DATA12__LCD_DATA12 0x79
|
|
|
|
MX7D_PAD_LCD_DATA13__LCD_DATA13 0x79
|
|
|
|
MX7D_PAD_LCD_DATA14__LCD_DATA14 0x79
|
|
|
|
MX7D_PAD_LCD_DATA15__LCD_DATA15 0x79
|
|
|
|
MX7D_PAD_LCD_DATA16__LCD_DATA16 0x79
|
|
|
|
MX7D_PAD_LCD_DATA17__LCD_DATA17 0x79
|
|
|
|
MX7D_PAD_LCD_DATA18__LCD_DATA18 0x79
|
|
|
|
MX7D_PAD_LCD_DATA19__LCD_DATA19 0x79
|
|
|
|
MX7D_PAD_LCD_DATA20__LCD_DATA20 0x79
|
|
|
|
MX7D_PAD_LCD_DATA21__LCD_DATA21 0x79
|
|
|
|
MX7D_PAD_LCD_DATA22__LCD_DATA22 0x79
|
|
|
|
MX7D_PAD_LCD_DATA23__LCD_DATA23 0x79
|
|
|
|
MX7D_PAD_LCD_CLK__LCD_CLK 0x79
|
|
|
|
MX7D_PAD_LCD_ENABLE__LCD_ENABLE 0x79
|
|
|
|
MX7D_PAD_LCD_VSYNC__LCD_VSYNC 0x79
|
|
|
|
MX7D_PAD_LCD_HSYNC__LCD_HSYNC 0x79
|
|
|
|
MX7D_PAD_LCD_RESET__LCD_RESET 0x79
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2016-06-22 13:37:09 -06:00
|
|
|
pinctrl_tsc2046_pendown: tsc2046_pendown {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_EPDC_BDR1__GPIO2_IO29 0x59
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2015-05-18 12:45:05 -06:00
|
|
|
pinctrl_uart1: uart1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX 0x79
|
|
|
|
MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX 0x79
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_uart5: uart5grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_SAI1_TX_BCLK__UART5_DCE_TX 0x79
|
|
|
|
MX7D_PAD_SAI1_RX_DATA__UART5_DCE_RX 0x79
|
|
|
|
MX7D_PAD_SAI1_TX_SYNC__UART5_DCE_CTS 0x79
|
|
|
|
MX7D_PAD_SAI1_TX_DATA__UART5_DCE_RTS 0x79
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_uart6: uart6grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_ECSPI1_MOSI__UART6_DCE_TX 0x79
|
|
|
|
MX7D_PAD_ECSPI1_SCLK__UART6_DCE_RX 0x79
|
|
|
|
MX7D_PAD_ECSPI1_SS0__UART6_DCE_CTS 0x79
|
|
|
|
MX7D_PAD_ECSPI1_MISO__UART6_DCE_RTS 0x79
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc1: usdhc1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_SD1_CMD__SD1_CMD 0x59
|
|
|
|
MX7D_PAD_SD1_CLK__SD1_CLK 0x19
|
|
|
|
MX7D_PAD_SD1_DATA0__SD1_DATA0 0x59
|
|
|
|
MX7D_PAD_SD1_DATA1__SD1_DATA1 0x59
|
|
|
|
MX7D_PAD_SD1_DATA2__SD1_DATA2 0x59
|
|
|
|
MX7D_PAD_SD1_DATA3__SD1_DATA3 0x59
|
|
|
|
MX7D_PAD_SD1_CD_B__GPIO5_IO0 0x59 /* CD */
|
|
|
|
MX7D_PAD_SD1_WP__GPIO5_IO1 0x59 /* WP */
|
|
|
|
MX7D_PAD_SD1_RESET_B__GPIO5_IO2 0x59 /* vmmc */
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc2: usdhc2grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_SD2_CMD__SD2_CMD 0x59
|
|
|
|
MX7D_PAD_SD2_CLK__SD2_CLK 0x19
|
|
|
|
MX7D_PAD_SD2_DATA0__SD2_DATA0 0x59
|
|
|
|
MX7D_PAD_SD2_DATA1__SD2_DATA1 0x59
|
|
|
|
MX7D_PAD_SD2_DATA2__SD2_DATA2 0x59
|
|
|
|
MX7D_PAD_SD2_DATA3__SD2_DATA3 0x59
|
|
|
|
MX7D_PAD_ECSPI2_MOSI__GPIO4_IO21 0x59 /* WL_REG_ON */
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc2_100mhz: usdhc2grp_100mhz {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_SD2_CMD__SD2_CMD 0x5a
|
|
|
|
MX7D_PAD_SD2_CLK__SD2_CLK 0x1a
|
|
|
|
MX7D_PAD_SD2_DATA0__SD2_DATA0 0x5a
|
|
|
|
MX7D_PAD_SD2_DATA1__SD2_DATA1 0x5a
|
|
|
|
MX7D_PAD_SD2_DATA2__SD2_DATA2 0x5a
|
|
|
|
MX7D_PAD_SD2_DATA3__SD2_DATA3 0x5a
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc2_200mhz: usdhc2grp_200mhz {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_SD2_CMD__SD2_CMD 0x5b
|
|
|
|
MX7D_PAD_SD2_CLK__SD2_CLK 0x1b
|
|
|
|
MX7D_PAD_SD2_DATA0__SD2_DATA0 0x5b
|
|
|
|
MX7D_PAD_SD2_DATA1__SD2_DATA1 0x5b
|
|
|
|
MX7D_PAD_SD2_DATA2__SD2_DATA2 0x5b
|
|
|
|
MX7D_PAD_SD2_DATA3__SD2_DATA3 0x5b
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
pinctrl_usdhc3: usdhc3grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_SD3_CMD__SD3_CMD 0x59
|
|
|
|
MX7D_PAD_SD3_CLK__SD3_CLK 0x19
|
|
|
|
MX7D_PAD_SD3_DATA0__SD3_DATA0 0x59
|
|
|
|
MX7D_PAD_SD3_DATA1__SD3_DATA1 0x59
|
|
|
|
MX7D_PAD_SD3_DATA2__SD3_DATA2 0x59
|
|
|
|
MX7D_PAD_SD3_DATA3__SD3_DATA3 0x59
|
|
|
|
MX7D_PAD_SD3_DATA4__SD3_DATA4 0x59
|
|
|
|
MX7D_PAD_SD3_DATA5__SD3_DATA5 0x59
|
|
|
|
MX7D_PAD_SD3_DATA6__SD3_DATA6 0x59
|
|
|
|
MX7D_PAD_SD3_DATA7__SD3_DATA7 0x59
|
|
|
|
MX7D_PAD_SD3_STROBE__SD3_STROBE 0x19
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_SD3_CMD__SD3_CMD 0x5a
|
|
|
|
MX7D_PAD_SD3_CLK__SD3_CLK 0x1a
|
|
|
|
MX7D_PAD_SD3_DATA0__SD3_DATA0 0x5a
|
|
|
|
MX7D_PAD_SD3_DATA1__SD3_DATA1 0x5a
|
|
|
|
MX7D_PAD_SD3_DATA2__SD3_DATA2 0x5a
|
|
|
|
MX7D_PAD_SD3_DATA3__SD3_DATA3 0x5a
|
|
|
|
MX7D_PAD_SD3_DATA4__SD3_DATA4 0x5a
|
|
|
|
MX7D_PAD_SD3_DATA5__SD3_DATA5 0x5a
|
|
|
|
MX7D_PAD_SD3_DATA6__SD3_DATA6 0x5a
|
|
|
|
MX7D_PAD_SD3_DATA7__SD3_DATA7 0x5a
|
|
|
|
MX7D_PAD_SD3_STROBE__SD3_STROBE 0x1a
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {
|
|
|
|
fsl,pins = <
|
|
|
|
MX7D_PAD_SD3_CMD__SD3_CMD 0x5b
|
|
|
|
MX7D_PAD_SD3_CLK__SD3_CLK 0x1b
|
|
|
|
MX7D_PAD_SD3_DATA0__SD3_DATA0 0x5b
|
|
|
|
MX7D_PAD_SD3_DATA1__SD3_DATA1 0x5b
|
|
|
|
MX7D_PAD_SD3_DATA2__SD3_DATA2 0x5b
|
|
|
|
MX7D_PAD_SD3_DATA3__SD3_DATA3 0x5b
|
|
|
|
MX7D_PAD_SD3_DATA4__SD3_DATA4 0x5b
|
|
|
|
MX7D_PAD_SD3_DATA5__SD3_DATA5 0x5b
|
|
|
|
MX7D_PAD_SD3_DATA6__SD3_DATA6 0x5b
|
|
|
|
MX7D_PAD_SD3_DATA7__SD3_DATA7 0x5b
|
|
|
|
MX7D_PAD_SD3_STROBE__SD3_STROBE 0x1b
|
|
|
|
>;
|
|
|
|
};
|
2017-01-19 02:09:22 -07:00
|
|
|
};
|
|
|
|
};
|
2015-05-18 12:45:05 -06:00
|
|
|
|
2017-01-19 02:09:22 -07:00
|
|
|
&iomuxc_lpsr {
|
|
|
|
pinctrl_wdog: wdoggrp {
|
|
|
|
fsl,pins = <
|
2017-01-19 02:09:24 -07:00
|
|
|
MX7D_PAD_LPSR_GPIO1_IO00__WDOD1_WDOG_B 0x74
|
2017-01-19 02:09:22 -07:00
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_pwm1: pwm1grp {
|
|
|
|
fsl,pins = <
|
2017-01-19 02:09:24 -07:00
|
|
|
MX7D_PAD_LPSR_GPIO1_IO01__PWM1_OUT 0x110b0
|
2017-01-19 02:09:22 -07:00
|
|
|
>;
|
2015-05-18 12:45:05 -06:00
|
|
|
};
|
|
|
|
};
|