2015-10-07 14:31:04 -06:00
|
|
|
/*
|
|
|
|
* Copyright 2015 Endless Mobile, Inc.
|
|
|
|
* Author: Carlo Caione <carlo@endlessm.com>
|
|
|
|
*
|
|
|
|
* This file is dual-licensed: you can use it either under the terms
|
|
|
|
* of the GPL or the X11 license, at your option. Note that this dual
|
|
|
|
* licensing only applies to this file, and not this project as a
|
|
|
|
* whole.
|
|
|
|
*
|
|
|
|
* a) This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
* published by the Free Software Foundation; either version 2 of the
|
|
|
|
* License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*
|
|
|
|
* Or, alternatively,
|
|
|
|
*
|
|
|
|
* b) Permission is hereby granted, free of charge, to any person
|
|
|
|
* obtaining a copy of this software and associated documentation
|
|
|
|
* files (the "Software"), to deal in the Software without
|
|
|
|
* restriction, including without limitation the rights to use,
|
|
|
|
* copy, modify, merge, publish, distribute, sublicense, and/or
|
|
|
|
* sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following
|
|
|
|
* conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be
|
|
|
|
* included in all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
|
|
|
|
* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
|
|
|
|
* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
|
|
|
|
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <dt-bindings/clock/meson8b-clkc.h>
|
|
|
|
#include <dt-bindings/gpio/meson8b-gpio.h>
|
2016-05-30 07:27:18 -06:00
|
|
|
#include <dt-bindings/reset/amlogic,meson8b-reset.h>
|
2015-10-07 14:31:04 -06:00
|
|
|
#include "skeleton.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
interrupt-parent = <&gic>;
|
|
|
|
|
|
|
|
cpus {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
cpu@200 {
|
|
|
|
device_type = "cpu";
|
|
|
|
compatible = "arm,cortex-a5";
|
|
|
|
next-level-cache = <&L2>;
|
|
|
|
reg = <0x200>;
|
|
|
|
};
|
|
|
|
|
|
|
|
cpu@201 {
|
|
|
|
device_type = "cpu";
|
|
|
|
compatible = "arm,cortex-a5";
|
|
|
|
next-level-cache = <&L2>;
|
|
|
|
reg = <0x201>;
|
|
|
|
};
|
|
|
|
|
|
|
|
cpu@202 {
|
|
|
|
device_type = "cpu";
|
|
|
|
compatible = "arm,cortex-a5";
|
|
|
|
next-level-cache = <&L2>;
|
|
|
|
reg = <0x202>;
|
|
|
|
};
|
|
|
|
|
|
|
|
cpu@203 {
|
|
|
|
device_type = "cpu";
|
|
|
|
compatible = "arm,cortex-a5";
|
|
|
|
next-level-cache = <&L2>;
|
|
|
|
reg = <0x203>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
soc {
|
|
|
|
compatible = "simple-bus";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
L2: l2-cache-controller@c4200000 {
|
|
|
|
compatible = "arm,pl310-cache";
|
|
|
|
reg = <0xc4200000 0x1000>;
|
|
|
|
cache-unified;
|
|
|
|
cache-level = <2>;
|
|
|
|
};
|
|
|
|
|
|
|
|
gic: interrupt-controller@c4301000 {
|
|
|
|
compatible = "arm,cortex-a9-gic";
|
|
|
|
reg = <0xc4301000 0x1000>,
|
|
|
|
<0xc4300100 0x0100>;
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <3>;
|
|
|
|
};
|
|
|
|
|
2016-05-30 07:27:18 -06:00
|
|
|
reset: reset-controller@c1104404 {
|
|
|
|
compatible = "amlogic,meson8b-reset";
|
|
|
|
reg = <0xc1104404 0x20>;
|
|
|
|
#reset-cells = <1>;
|
|
|
|
};
|
|
|
|
|
2015-11-08 05:18:57 -07:00
|
|
|
wdt: watchdog@c1109900 {
|
|
|
|
compatible = "amlogic,meson8b-wdt";
|
|
|
|
reg = <0xc1109900 0x8>;
|
|
|
|
interrupts = <0 0 1>;
|
|
|
|
};
|
|
|
|
|
2015-10-07 14:31:04 -06:00
|
|
|
timer@c1109940 {
|
|
|
|
compatible = "amlogic,meson6-timer";
|
|
|
|
reg = <0xc1109940 0x18>;
|
|
|
|
interrupts = <0 10 1>;
|
|
|
|
};
|
|
|
|
|
|
|
|
uart_AO: serial@c81004c0 {
|
|
|
|
compatible = "amlogic,meson-uart";
|
|
|
|
reg = <0xc81004c0 0x18>;
|
|
|
|
interrupts = <0 90 1>;
|
|
|
|
clocks = <&clkc CLKID_CLK81>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
uart_A: serial@c11084c0 {
|
|
|
|
compatible = "amlogic,meson-uart";
|
|
|
|
reg = <0xc11084c0 0x18>;
|
|
|
|
interrupts = <0 26 1>;
|
|
|
|
clocks = <&clkc CLKID_CLK81>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
uart_B: serial@c11084dc {
|
|
|
|
compatible = "amlogic,meson-uart";
|
|
|
|
reg = <0xc11084dc 0x18>;
|
|
|
|
interrupts = <0 75 1>;
|
|
|
|
clocks = <&clkc CLKID_CLK81>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
uart_C: serial@c1108700 {
|
|
|
|
compatible = "amlogic,meson-uart";
|
|
|
|
reg = <0xc1108700 0x18>;
|
|
|
|
interrupts = <0 93 1>;
|
|
|
|
clocks = <&clkc CLKID_CLK81>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
clkc: clock-controller@c1104000 {
|
|
|
|
#clock-cells = <1>;
|
|
|
|
compatible = "amlogic,meson8b-clkc";
|
|
|
|
reg = <0xc1108000 0x4>, <0xc1104000 0x460>;
|
|
|
|
};
|
|
|
|
|
2016-08-22 09:36:33 -06:00
|
|
|
pwm_ab: pwm@8550 {
|
|
|
|
compatible = "amlogic,meson8b-pwm";
|
|
|
|
reg = <0xc1108550 0x10>;
|
|
|
|
#pwm-cells = <3>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
pwm_cd: pwm@8650 {
|
|
|
|
compatible = "amlogic,meson8b-pwm";
|
|
|
|
reg = <0xc1108650 0x10>;
|
|
|
|
#pwm-cells = <3>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
pwm_ef: pwm@86c0 {
|
|
|
|
compatible = "amlogic,meson8b-pwm";
|
|
|
|
reg = <0xc11086c0 0x10>;
|
|
|
|
#pwm-cells = <3>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-03-23 03:13:59 -06:00
|
|
|
pinctrl_cbus: pinctrl@c1109880 {
|
|
|
|
compatible = "amlogic,meson8b-cbus-pinctrl";
|
2015-10-07 14:31:04 -06:00
|
|
|
reg = <0xc1109880 0x10>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
gpio: banks@c11080b0 {
|
|
|
|
reg = <0xc11080b0 0x28>,
|
|
|
|
<0xc11080e8 0x18>,
|
|
|
|
<0xc1108120 0x18>,
|
|
|
|
<0xc1108030 0x38>;
|
|
|
|
reg-names = "mux", "pull", "pull-enable", "gpio";
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
};
|
2016-03-23 03:13:59 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_aobus: pinctrl@c8100084 {
|
|
|
|
compatible = "amlogic,meson8b-aobus-pinctrl";
|
|
|
|
reg = <0xc8100084 0xc>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges;
|
2015-10-07 14:31:04 -06:00
|
|
|
|
|
|
|
gpio_ao: ao-bank@c1108030 {
|
|
|
|
reg = <0xc8100014 0x4>,
|
|
|
|
<0xc810002c 0x4>,
|
|
|
|
<0xc8100024 0x8>;
|
|
|
|
reg-names = "mux", "pull", "gpio";
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
};
|
|
|
|
|
|
|
|
uart_ao_a_pins: uart_ao_a {
|
|
|
|
mux {
|
|
|
|
groups = "uart_tx_ao_a", "uart_rx_ao_a";
|
|
|
|
function = "uart_ao";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
}; /* end of / */
|