2012-07-25 09:56:48 -06:00
|
|
|
/* The pxa3xx skeleton simply augments the 2xx version */
|
2014-07-30 14:51:03 -06:00
|
|
|
#include "pxa2xx.dtsi"
|
2015-02-07 05:13:24 -07:00
|
|
|
#include "dt-bindings/clock/pxa-clock.h"
|
2012-07-25 09:56:48 -06:00
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "Marvell PXA27x familiy SoC";
|
|
|
|
compatible = "marvell,pxa27x";
|
|
|
|
|
|
|
|
pxabus {
|
2015-06-20 02:17:26 -06:00
|
|
|
pdma: dma-controller@40000000 {
|
|
|
|
compatible = "marvell,pdma-1.0";
|
|
|
|
reg = <0x40000000 0x10000>;
|
|
|
|
interrupts = <25>;
|
|
|
|
#dma-channels = <32>;
|
|
|
|
#dma-cells = <2>;
|
2016-02-15 13:57:47 -07:00
|
|
|
#dma-requests = <75>;
|
2015-06-20 02:17:26 -06:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2012-07-25 09:56:48 -06:00
|
|
|
pxairq: interrupt-controller@40d00000 {
|
|
|
|
marvell,intc-priority;
|
|
|
|
marvell,intc-nr-irqs = <34>;
|
|
|
|
};
|
2013-09-21 13:19:34 -06:00
|
|
|
|
2016-04-05 00:35:52 -06:00
|
|
|
pinctrl: pinctrl@40e00000 {
|
|
|
|
reg = <0x40e00054 0x20 0x40e0000c 0xc 0x40e0010c 4
|
|
|
|
0x40f00020 0x10>;
|
|
|
|
compatible = "marvell,pxa27x-pinctrl";
|
|
|
|
};
|
|
|
|
|
2015-02-07 05:13:24 -07:00
|
|
|
gpio: gpio@40e00000 {
|
|
|
|
compatible = "intel,pxa27x-gpio";
|
2016-04-05 00:35:52 -06:00
|
|
|
gpio-ranges = <&pinctrl 0 0 128>;
|
2015-02-07 05:13:24 -07:00
|
|
|
clocks = <&clks CLK_NONE>;
|
|
|
|
};
|
|
|
|
|
2015-06-20 02:17:31 -06:00
|
|
|
pxa27x_ohci: usb@4c000000 {
|
|
|
|
compatible = "marvell,pxa-ohci";
|
|
|
|
reg = <0x4c000000 0x10000>;
|
|
|
|
interrupts = <3>;
|
|
|
|
clocks = <&clks CLK_USBHOST>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-09-21 13:19:34 -06:00
|
|
|
pwm0: pwm@40b00000 {
|
|
|
|
compatible = "marvell,pxa270-pwm", "marvell,pxa250-pwm";
|
|
|
|
reg = <0x40b00000 0x10>;
|
|
|
|
#pwm-cells = <1>;
|
2015-02-07 05:13:24 -07:00
|
|
|
clocks = <&clks CLK_PWM0>;
|
2013-09-21 13:19:34 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
pwm1: pwm@40b00010 {
|
|
|
|
compatible = "marvell,pxa270-pwm", "marvell,pxa250-pwm";
|
|
|
|
reg = <0x40b00010 0x10>;
|
|
|
|
#pwm-cells = <1>;
|
2015-02-07 05:13:24 -07:00
|
|
|
clocks = <&clks CLK_PWM1>;
|
2013-09-21 13:19:34 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
pwm2: pwm@40c00000 {
|
|
|
|
compatible = "marvell,pxa270-pwm", "marvell,pxa250-pwm";
|
|
|
|
reg = <0x40c00000 0x10>;
|
|
|
|
#pwm-cells = <1>;
|
2015-02-07 05:13:24 -07:00
|
|
|
clocks = <&clks CLK_PWM0>;
|
2013-09-21 13:19:34 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
pwm3: pwm@40c00010 {
|
|
|
|
compatible = "marvell,pxa270-pwm", "marvell,pxa250-pwm";
|
|
|
|
reg = <0x40c00010 0x10>;
|
|
|
|
#pwm-cells = <1>;
|
2015-02-07 05:13:24 -07:00
|
|
|
clocks = <&clks CLK_PWM1>;
|
2013-09-21 13:19:34 -06:00
|
|
|
};
|
2015-02-07 05:26:09 -07:00
|
|
|
|
|
|
|
pwri2c: i2c@40f000180 {
|
|
|
|
compatible = "mrvl,pxa-i2c";
|
|
|
|
reg = <0x40f00180 0x24>;
|
|
|
|
interrupts = <6>;
|
2015-02-07 05:13:24 -07:00
|
|
|
clocks = <&clks CLK_PWRI2C>;
|
2015-06-20 02:17:30 -06:00
|
|
|
#address-cells = <0x1>;
|
|
|
|
#size-cells = <0>;
|
2015-02-07 05:26:09 -07:00
|
|
|
status = "disabled";
|
|
|
|
};
|
2015-02-07 05:13:24 -07:00
|
|
|
|
2015-02-07 05:27:55 -07:00
|
|
|
pxa27x_udc: udc@40600000 {
|
|
|
|
compatible = "marvell,pxa270-udc";
|
|
|
|
reg = <0x40600000 0x10000>;
|
|
|
|
interrupts = <11>;
|
|
|
|
clocks = <&clks CLK_USB>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2015-02-07 05:19:38 -07:00
|
|
|
|
|
|
|
keypad: keypad@41500000 {
|
|
|
|
compatible = "marvell,pxa27x-keypad";
|
|
|
|
reg = <0x41500000 0x4c>;
|
|
|
|
interrupts = <4>;
|
|
|
|
clocks = <&clks CLK_KEYPAD>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2015-06-20 02:17:29 -06:00
|
|
|
|
|
|
|
pxa_camera: imaging@50000000 {
|
|
|
|
compatible = "marvell,pxa270-qci";
|
|
|
|
reg = <0x50000000 0x1000>;
|
|
|
|
interrupts = <33>;
|
|
|
|
dmas = <&pdma 68 0 /* Y channel */
|
|
|
|
&pdma 69 0 /* U channel */
|
|
|
|
&pdma 70 0>; /* V channel */
|
|
|
|
dma-names = "CI_Y", "CI_U", "CI_V";
|
|
|
|
|
|
|
|
clocks = <&clks CLK_CAMERA>;
|
|
|
|
clock-names = "ciclk";
|
|
|
|
clock-frequency = <5000000>;
|
|
|
|
clock-output-names = "qci_mclk";
|
|
|
|
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-07-25 09:56:48 -06:00
|
|
|
};
|
2014-07-30 14:51:03 -06:00
|
|
|
|
|
|
|
clocks {
|
|
|
|
/*
|
|
|
|
* The muxing of external clocks/internal dividers for osc* clock
|
|
|
|
* sources has been hidden under the carpet by now.
|
|
|
|
*/
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges;
|
|
|
|
|
2015-02-07 05:13:24 -07:00
|
|
|
clks: pxa2xx_clks@41300004 {
|
|
|
|
compatible = "marvell,pxa270-clocks";
|
2014-07-30 14:51:03 -06:00
|
|
|
#clock-cells = <1>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
};
|
2014-10-12 14:11:08 -06:00
|
|
|
|
|
|
|
timer@40a00000 {
|
|
|
|
compatible = "marvell,pxa-timer";
|
|
|
|
reg = <0x40a00000 0x20>;
|
|
|
|
interrupts = <26>;
|
|
|
|
clocks = <&clks CLK_OSTIMER>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
2016-10-31 13:54:55 -06:00
|
|
|
|
|
|
|
pxa270_opp_table: opp_table0 {
|
|
|
|
compatible = "operating-points-v2";
|
|
|
|
|
|
|
|
opp@104000000 {
|
|
|
|
opp-hz = /bits/ 64 <104000000>;
|
|
|
|
opp-microvolt = <900000 900000 1705000>;
|
|
|
|
clock-latency-ns = <20>;
|
|
|
|
};
|
|
|
|
opp@156000000 {
|
|
|
|
opp-hz = /bits/ 64 <156000000>;
|
|
|
|
opp-microvolt = <1000000 1000000 1705000>;
|
|
|
|
clock-latency-ns = <20>;
|
|
|
|
};
|
|
|
|
opp@208000000 {
|
|
|
|
opp-hz = /bits/ 64 <208000000>;
|
|
|
|
opp-microvolt = <1180000 1180000 1705000>;
|
|
|
|
clock-latency-ns = <20>;
|
|
|
|
};
|
|
|
|
opp@312000000 {
|
|
|
|
opp-hz = /bits/ 64 <312000000>;
|
|
|
|
opp-microvolt = <1250000 1250000 1705000>;
|
|
|
|
clock-latency-ns = <20>;
|
|
|
|
};
|
|
|
|
opp@416000000 {
|
|
|
|
opp-hz = /bits/ 64 <416000000>;
|
|
|
|
opp-microvolt = <1350000 1350000 1705000>;
|
|
|
|
clock-latency-ns = <20>;
|
|
|
|
};
|
|
|
|
opp@520000000 {
|
|
|
|
opp-hz = /bits/ 64 <520000000>;
|
|
|
|
opp-microvolt = <1450000 1450000 1705000>;
|
|
|
|
clock-latency-ns = <20>;
|
|
|
|
};
|
|
|
|
opp@624000000 {
|
|
|
|
opp-hz = /bits/ 64 <624000000>;
|
|
|
|
opp-microvolt = <1550000 1550000 1705000>;
|
|
|
|
clock-latency-ns = <20>;
|
|
|
|
};
|
|
|
|
};
|
2012-07-25 09:56:48 -06:00
|
|
|
};
|