2016-08-29 12:13:22 -06:00
|
|
|
/*
|
|
|
|
* Device Tree Source for the RZ/A1H RSK board
|
|
|
|
*
|
|
|
|
* Copyright (C) 2016 Renesas Electronics
|
|
|
|
*
|
|
|
|
* This file is licensed under the terms of the GNU General Public License
|
|
|
|
* version 2. This program is licensed "as is" without any warranty of any
|
|
|
|
* kind, whether express or implied.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/dts-v1/;
|
|
|
|
#include "r7s72100.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "RSKRZA1";
|
|
|
|
compatible = "renesas,rskrza1", "renesas,r7s72100";
|
|
|
|
|
|
|
|
aliases {
|
|
|
|
serial0 = &scif2;
|
|
|
|
};
|
|
|
|
|
|
|
|
chosen {
|
|
|
|
bootargs = "ignore_loglevel";
|
|
|
|
stdout-path = "serial0:115200n8";
|
|
|
|
};
|
|
|
|
|
|
|
|
memory@8000000 {
|
|
|
|
device_type = "memory";
|
|
|
|
reg = <0x08000000 0x02000000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
lbsc {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&extal_clk {
|
|
|
|
clock-frequency = <13330000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&usb_x1_clk {
|
|
|
|
clock-frequency = <48000000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&mtu2 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2016-09-01 19:40:12 -06:00
|
|
|
ðer {
|
|
|
|
status = "okay";
|
|
|
|
renesas,no-ether-link;
|
|
|
|
phy-handle = <&phy0>;
|
|
|
|
phy0: ethernet-phy@0 {
|
|
|
|
reg = <0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2016-09-26 14:40:32 -06:00
|
|
|
&sdhi1 {
|
|
|
|
bus-width = <4>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2017-01-23 06:55:20 -07:00
|
|
|
&ostm0 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&ostm1 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2016-08-29 12:13:22 -06:00
|
|
|
&scif2 {
|
|
|
|
status = "okay";
|
|
|
|
};
|