2012-11-14 12:17:04 -07:00
|
|
|
/*
|
|
|
|
* Copyright 2012 Maxime Ripard
|
|
|
|
*
|
|
|
|
* Maxime Ripard <maxime.ripard@free-electrons.com>
|
|
|
|
*
|
2014-09-02 11:25:26 -06:00
|
|
|
* This file is dual-licensed: you can use it either under the terms
|
|
|
|
* of the GPL or the X11 license, at your option. Note that this dual
|
|
|
|
* licensing only applies to this file, and not this project as a
|
|
|
|
* whole.
|
2012-11-14 12:17:04 -07:00
|
|
|
*
|
2014-09-02 11:25:26 -06:00
|
|
|
* a) This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
* published by the Free Software Foundation; either version 2 of the
|
|
|
|
* License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* Or, alternatively,
|
|
|
|
*
|
|
|
|
* b) Permission is hereby granted, free of charge, to any person
|
|
|
|
* obtaining a copy of this software and associated documentation
|
|
|
|
* files (the "Software"), to deal in the Software without
|
|
|
|
* restriction, including without limitation the rights to use,
|
|
|
|
* copy, modify, merge, publish, distribute, sublicense, and/or
|
|
|
|
* sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following
|
|
|
|
* conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be
|
|
|
|
* included in all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
|
|
|
|
* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
|
|
|
|
* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
|
|
|
|
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
2012-11-14 12:17:04 -07:00
|
|
|
*/
|
|
|
|
|
2014-12-16 14:59:54 -07:00
|
|
|
#include "skeleton.dtsi"
|
2012-11-14 12:17:04 -07:00
|
|
|
|
2015-01-30 08:31:19 -07:00
|
|
|
#include "sun5i.dtsi"
|
2015-01-11 21:34:06 -07:00
|
|
|
|
2014-12-16 14:59:57 -07:00
|
|
|
#include <dt-bindings/pinctrl/sun4i-a10.h>
|
2015-01-30 08:31:19 -07:00
|
|
|
#include <dt-bindings/thermal/thermal.h>
|
2012-11-14 12:17:04 -07:00
|
|
|
|
|
|
|
/ {
|
2013-03-13 13:07:37 -06:00
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
|
2015-01-19 06:05:12 -07:00
|
|
|
chosen {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
framebuffer@0 {
|
|
|
|
compatible = "allwinner,simple-framebuffer",
|
|
|
|
"simple-framebuffer";
|
|
|
|
allwinner,pipeline = "de_be0-lcd0";
|
2016-10-15 14:36:19 -06:00
|
|
|
clocks = <&ccu CLK_AHB_LCD>, <&ccu CLK_AHB_DE_BE>, <&ccu CLK_DE_BE>,
|
|
|
|
<&ccu CLK_TCON_CH0>, <&ccu CLK_DRAM_DE_BE>;
|
2015-01-19 06:05:12 -07:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2015-01-11 21:34:06 -07:00
|
|
|
thermal-zones {
|
|
|
|
cpu_thermal {
|
|
|
|
/* milliseconds */
|
|
|
|
polling-delay-passive = <250>;
|
|
|
|
polling-delay = <1000>;
|
|
|
|
thermal-sensors = <&rtp>;
|
|
|
|
|
|
|
|
cooling-maps {
|
|
|
|
map0 {
|
|
|
|
trip = <&cpu_alert0>;
|
|
|
|
cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
trips {
|
|
|
|
cpu_alert0: cpu_alert0 {
|
|
|
|
/* milliCelsius */
|
2016-08-16 12:34:07 -06:00
|
|
|
temperature = <85000>;
|
2015-01-11 21:34:06 -07:00
|
|
|
hysteresis = <2000>;
|
|
|
|
type = "passive";
|
|
|
|
};
|
|
|
|
|
|
|
|
cpu_crit: cpu_crit {
|
|
|
|
/* milliCelsius */
|
|
|
|
temperature = <100000>;
|
|
|
|
hysteresis = <2000>;
|
|
|
|
type = "critical";
|
|
|
|
};
|
|
|
|
};
|
2013-03-13 13:07:37 -06:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2016-05-12 02:22:06 -06:00
|
|
|
display-engine {
|
|
|
|
compatible = "allwinner,sun5i-a13-display-engine";
|
|
|
|
allwinner,pipelines = <&fe0>;
|
|
|
|
};
|
|
|
|
|
2015-10-11 03:55:05 -06:00
|
|
|
soc@01c00000 {
|
2016-05-12 02:22:06 -06:00
|
|
|
tcon0: lcd-controller@01c0c000 {
|
|
|
|
compatible = "allwinner,sun5i-a13-tcon";
|
|
|
|
reg = <0x01c0c000 0x1000>;
|
|
|
|
interrupts = <44>;
|
2016-10-15 14:36:19 -06:00
|
|
|
resets = <&ccu RST_LCD>;
|
2016-05-12 02:22:06 -06:00
|
|
|
reset-names = "lcd";
|
2016-10-15 14:36:19 -06:00
|
|
|
clocks = <&ccu CLK_AHB_LCD>,
|
|
|
|
<&ccu CLK_TCON_CH0>,
|
|
|
|
<&ccu CLK_TCON_CH1>;
|
2016-05-12 02:22:06 -06:00
|
|
|
clock-names = "ahb",
|
|
|
|
"tcon-ch0",
|
|
|
|
"tcon-ch1";
|
|
|
|
clock-output-names = "tcon-pixel-clock";
|
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
ports {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
tcon0_in: port@0 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
reg = <0>;
|
|
|
|
|
|
|
|
tcon0_in_be0: endpoint@0 {
|
|
|
|
reg = <0>;
|
|
|
|
remote-endpoint = <&be0_out_tcon0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
tcon0_out: port@1 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
reg = <1>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2015-10-11 03:55:05 -06:00
|
|
|
pwm: pwm@01c20e00 {
|
|
|
|
compatible = "allwinner,sun5i-a13-pwm";
|
|
|
|
reg = <0x01c20e00 0xc>;
|
2016-10-15 14:36:19 -06:00
|
|
|
clocks = <&ccu CLK_HOSC>;
|
2015-10-11 03:55:05 -06:00
|
|
|
#pwm-cells = <3>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2016-05-12 02:22:06 -06:00
|
|
|
|
|
|
|
fe0: display-frontend@01e00000 {
|
|
|
|
compatible = "allwinner,sun5i-a13-display-frontend";
|
|
|
|
reg = <0x01e00000 0x20000>;
|
|
|
|
interrupts = <47>;
|
2016-10-15 14:36:19 -06:00
|
|
|
clocks = <&ccu CLK_DE_FE>, <&ccu CLK_DE_FE>,
|
|
|
|
<&ccu CLK_DRAM_DE_FE>;
|
2016-05-12 02:22:06 -06:00
|
|
|
clock-names = "ahb", "mod",
|
|
|
|
"ram";
|
2016-10-15 14:36:19 -06:00
|
|
|
resets = <&ccu RST_DE_FE>;
|
2016-05-12 02:22:06 -06:00
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
ports {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
fe0_out: port@1 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
reg = <1>;
|
|
|
|
|
|
|
|
fe0_out_be0: endpoint@0 {
|
|
|
|
reg = <0>;
|
|
|
|
remote-endpoint = <&be0_in_fe0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
be0: display-backend@01e60000 {
|
|
|
|
compatible = "allwinner,sun5i-a13-display-backend";
|
|
|
|
reg = <0x01e60000 0x10000>;
|
2016-10-15 14:36:19 -06:00
|
|
|
clocks = <&ccu CLK_AHB_DE_BE>, <&ccu CLK_DE_BE>,
|
|
|
|
<&ccu CLK_DRAM_DE_BE>;
|
2016-05-12 02:22:06 -06:00
|
|
|
clock-names = "ahb", "mod",
|
|
|
|
"ram";
|
2016-10-15 14:36:19 -06:00
|
|
|
resets = <&ccu RST_DE_BE>;
|
2016-05-12 02:22:06 -06:00
|
|
|
status = "disabled";
|
|
|
|
|
2016-10-15 14:36:19 -06:00
|
|
|
assigned-clocks = <&ccu CLK_DE_BE>;
|
2016-05-12 02:22:06 -06:00
|
|
|
assigned-clock-rates = <300000000>;
|
|
|
|
|
|
|
|
ports {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
be0_in: port@0 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
reg = <0>;
|
|
|
|
|
|
|
|
be0_in_fe0: endpoint@0 {
|
|
|
|
reg = <0>;
|
|
|
|
remote-endpoint = <&fe0_out_be0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
be0_out: port@1 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
reg = <1>;
|
|
|
|
|
|
|
|
be0_out_tcon0: endpoint@0 {
|
|
|
|
reg = <0>;
|
|
|
|
remote-endpoint = <&tcon0_in_be0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2015-10-11 03:55:05 -06:00
|
|
|
};
|
2015-01-30 08:31:19 -07:00
|
|
|
};
|
2013-03-13 13:07:37 -06:00
|
|
|
|
2016-10-15 14:36:19 -06:00
|
|
|
&ccu {
|
|
|
|
compatible = "allwinner,sun5i-a13-ccu";
|
|
|
|
};
|
|
|
|
|
2015-01-30 08:31:19 -07:00
|
|
|
&cpu0 {
|
|
|
|
clock-latency = <244144>; /* 8 32k periods */
|
|
|
|
operating-points = <
|
2015-05-03 03:54:35 -06:00
|
|
|
/* kHz uV */
|
2015-01-30 08:31:19 -07:00
|
|
|
1008000 1400000
|
2015-05-03 03:54:35 -06:00
|
|
|
912000 1350000
|
|
|
|
864000 1300000
|
|
|
|
624000 1200000
|
|
|
|
576000 1200000
|
|
|
|
432000 1200000
|
2015-01-30 08:31:19 -07:00
|
|
|
>;
|
|
|
|
#cooling-cells = <2>;
|
|
|
|
cooling-min-level = <0>;
|
|
|
|
cooling-max-level = <5>;
|
|
|
|
};
|
2013-03-13 13:07:37 -06:00
|
|
|
|
2015-01-30 08:31:19 -07:00
|
|
|
&pio {
|
|
|
|
compatible = "allwinner,sun5i-a13-pinctrl";
|
2013-03-10 06:34:36 -06:00
|
|
|
|
2016-02-25 18:15:30 -07:00
|
|
|
lcd_rgb666_pins: lcd_rgb666@0 {
|
2016-09-23 05:28:10 -06:00
|
|
|
pins = "PD2", "PD3", "PD4", "PD5", "PD6", "PD7",
|
|
|
|
"PD10", "PD11", "PD12", "PD13", "PD14", "PD15",
|
|
|
|
"PD18", "PD19", "PD20", "PD21", "PD22", "PD23",
|
|
|
|
"PD24", "PD25", "PD26", "PD27";
|
|
|
|
function = "lcd0";
|
2016-02-25 18:15:30 -07:00
|
|
|
};
|
|
|
|
|
2015-01-30 08:31:19 -07:00
|
|
|
uart1_pins_a: uart1@0 {
|
2016-09-23 05:28:10 -06:00
|
|
|
pins = "PE10", "PE11";
|
|
|
|
function = "uart1";
|
2015-01-30 08:31:19 -07:00
|
|
|
};
|
2013-11-07 04:01:48 -07:00
|
|
|
|
2015-01-30 08:31:19 -07:00
|
|
|
uart1_pins_b: uart1@1 {
|
2016-09-23 05:28:10 -06:00
|
|
|
pins = "PG3", "PG4";
|
|
|
|
function = "uart1";
|
2013-01-18 14:30:36 -07:00
|
|
|
};
|
2012-11-14 12:17:04 -07:00
|
|
|
};
|