2009-09-06 21:26:23 -06:00
|
|
|
/*
|
|
|
|
* Renesas SuperH DMA Engine support
|
|
|
|
*
|
|
|
|
* Copyright (C) 2009 Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com>
|
|
|
|
* Copyright (C) 2009 Renesas Solutions, Inc. All rights reserved.
|
|
|
|
*
|
|
|
|
* This is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
#ifndef __DMA_SHDMA_H
|
|
|
|
#define __DMA_SHDMA_H
|
|
|
|
|
|
|
|
#include <linux/dmaengine.h>
|
2009-12-17 09:41:39 -07:00
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/list.h>
|
2009-09-06 21:26:23 -06:00
|
|
|
|
2011-05-24 04:31:28 -06:00
|
|
|
#define SH_DMAC_MAX_CHANNELS 20
|
2010-03-18 22:46:47 -06:00
|
|
|
#define SH_DMA_SLAVE_NUMBER 256
|
2009-09-06 21:26:23 -06:00
|
|
|
#define SH_DMA_TCR_MAX 0x00FFFFFF /* 16MB */
|
|
|
|
|
2009-12-17 09:41:39 -07:00
|
|
|
struct device;
|
|
|
|
|
2011-08-18 08:55:27 -06:00
|
|
|
enum dmae_pm_state {
|
|
|
|
DMAE_PM_ESTABLISHED,
|
|
|
|
DMAE_PM_BUSY,
|
|
|
|
DMAE_PM_PENDING,
|
|
|
|
};
|
|
|
|
|
2009-09-06 21:26:23 -06:00
|
|
|
struct sh_dmae_chan {
|
2009-12-10 10:35:07 -07:00
|
|
|
spinlock_t desc_lock; /* Descriptor operation lock */
|
|
|
|
struct list_head ld_queue; /* Link descriptors queue */
|
|
|
|
struct list_head ld_free; /* Link descriptors free */
|
|
|
|
struct dma_chan common; /* DMA common channel */
|
|
|
|
struct device *dev; /* Channel device */
|
2009-09-06 21:26:23 -06:00
|
|
|
struct tasklet_struct tasklet; /* Tasklet */
|
2009-12-10 10:35:07 -07:00
|
|
|
int descs_allocated; /* desc count */
|
2010-02-03 07:46:41 -07:00
|
|
|
int xmit_shift; /* log_2(bytes_per_xfer) */
|
2010-02-11 09:50:10 -07:00
|
|
|
int irq;
|
2009-09-06 21:26:23 -06:00
|
|
|
int id; /* Raw id of this channel */
|
2010-02-11 09:50:10 -07:00
|
|
|
u32 __iomem *base;
|
2009-12-10 10:35:07 -07:00
|
|
|
char dev_id[16]; /* unique name per DMAC of channel */
|
2011-04-29 11:09:25 -06:00
|
|
|
int pm_error;
|
2011-08-18 08:55:27 -06:00
|
|
|
enum dmae_pm_state pm_state;
|
2009-09-06 21:26:23 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
struct sh_dmae_device {
|
|
|
|
struct dma_device common;
|
2010-02-11 09:50:14 -07:00
|
|
|
struct sh_dmae_chan *chan[SH_DMAC_MAX_CHANNELS];
|
2010-02-11 09:50:10 -07:00
|
|
|
struct sh_dmae_pdata *pdata;
|
2010-12-17 03:16:10 -07:00
|
|
|
struct list_head node;
|
2010-02-11 09:50:10 -07:00
|
|
|
u32 __iomem *chan_reg;
|
|
|
|
u16 __iomem *dmars;
|
2011-06-17 02:20:40 -06:00
|
|
|
unsigned int chcr_offset;
|
2011-06-17 02:20:51 -06:00
|
|
|
u32 chcr_ie_bit;
|
2009-09-06 21:26:23 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
#define to_sh_chan(chan) container_of(chan, struct sh_dmae_chan, common)
|
|
|
|
#define to_sh_desc(lh) container_of(lh, struct sh_desc, node)
|
|
|
|
#define tx_to_sh_desc(tx) container_of(tx, struct sh_desc, async_tx)
|
2011-06-15 23:08:09 -06:00
|
|
|
#define to_sh_dev(chan) container_of(chan->common.device,\
|
|
|
|
struct sh_dmae_device, common)
|
2009-09-06 21:26:23 -06:00
|
|
|
|
|
|
|
#endif /* __DMA_SHDMA_H */
|