ARM: dts: exynos: Enable DMA support for UART modules on Exynos5 SoCs
UART modules can use DMA for offloading data transfers and reducing interrupts, so enable this feature for Exynos5 boards. Tested on Google ChromeBook Snow (Exynos5250), Odroid XU (Exynos5410) and Odroid XU3 (Exynos5422) boards. Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com> Tested-by: Alim Akhtar <alim.akhtar@samsung.com> Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
This commit is contained in:
parent
287dad02e6
commit
3590312f47
|
@ -1043,21 +1043,29 @@
|
||||||
&serial_0 {
|
&serial_0 {
|
||||||
clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
||||||
clock-names = "uart", "clk_uart_baud0";
|
clock-names = "uart", "clk_uart_baud0";
|
||||||
|
dmas = <&pdma0 13>, <&pdma0 14>;
|
||||||
|
dma-names = "rx", "tx";
|
||||||
};
|
};
|
||||||
|
|
||||||
&serial_1 {
|
&serial_1 {
|
||||||
clocks = <&clock CLK_UART1>, <&clock CLK_SCLK_UART1>;
|
clocks = <&clock CLK_UART1>, <&clock CLK_SCLK_UART1>;
|
||||||
clock-names = "uart", "clk_uart_baud0";
|
clock-names = "uart", "clk_uart_baud0";
|
||||||
|
dmas = <&pdma1 15>, <&pdma1 16>;
|
||||||
|
dma-names = "rx", "tx";
|
||||||
};
|
};
|
||||||
|
|
||||||
&serial_2 {
|
&serial_2 {
|
||||||
clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
|
clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
|
||||||
clock-names = "uart", "clk_uart_baud0";
|
clock-names = "uart", "clk_uart_baud0";
|
||||||
|
dmas = <&pdma0 15>, <&pdma0 16>;
|
||||||
|
dma-names = "rx", "tx";
|
||||||
};
|
};
|
||||||
|
|
||||||
&serial_3 {
|
&serial_3 {
|
||||||
clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
|
clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
|
||||||
clock-names = "uart", "clk_uart_baud0";
|
clock-names = "uart", "clk_uart_baud0";
|
||||||
|
dmas = <&pdma1 17>, <&pdma1 18>;
|
||||||
|
dma-names = "rx", "tx";
|
||||||
};
|
};
|
||||||
|
|
||||||
#include "exynos5250-pinctrl.dtsi"
|
#include "exynos5250-pinctrl.dtsi"
|
||||||
|
|
|
@ -340,21 +340,29 @@
|
||||||
&serial_0 {
|
&serial_0 {
|
||||||
clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
||||||
clock-names = "uart", "clk_uart_baud0";
|
clock-names = "uart", "clk_uart_baud0";
|
||||||
|
dmas = <&pdma0 13>, <&pdma0 14>;
|
||||||
|
dma-names = "rx", "tx";
|
||||||
};
|
};
|
||||||
|
|
||||||
&serial_1 {
|
&serial_1 {
|
||||||
clocks = <&clock CLK_UART1>, <&clock CLK_SCLK_UART1>;
|
clocks = <&clock CLK_UART1>, <&clock CLK_SCLK_UART1>;
|
||||||
clock-names = "uart", "clk_uart_baud0";
|
clock-names = "uart", "clk_uart_baud0";
|
||||||
|
dmas = <&pdma1 15>, <&pdma1 16>;
|
||||||
|
dma-names = "rx", "tx";
|
||||||
};
|
};
|
||||||
|
|
||||||
&serial_2 {
|
&serial_2 {
|
||||||
clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
|
clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
|
||||||
clock-names = "uart", "clk_uart_baud0";
|
clock-names = "uart", "clk_uart_baud0";
|
||||||
|
dmas = <&pdma0 15>, <&pdma0 16>;
|
||||||
|
dma-names = "rx", "tx";
|
||||||
};
|
};
|
||||||
|
|
||||||
&serial_3 {
|
&serial_3 {
|
||||||
clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
|
clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
|
||||||
clock-names = "uart", "clk_uart_baud0";
|
clock-names = "uart", "clk_uart_baud0";
|
||||||
|
dmas = <&pdma1 17>, <&pdma1 18>;
|
||||||
|
dma-names = "rx", "tx";
|
||||||
};
|
};
|
||||||
|
|
||||||
&sss {
|
&sss {
|
||||||
|
|
|
@ -1406,21 +1406,29 @@
|
||||||
&serial_0 {
|
&serial_0 {
|
||||||
clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
||||||
clock-names = "uart", "clk_uart_baud0";
|
clock-names = "uart", "clk_uart_baud0";
|
||||||
|
dmas = <&pdma0 13>, <&pdma0 14>;
|
||||||
|
dma-names = "rx", "tx";
|
||||||
};
|
};
|
||||||
|
|
||||||
&serial_1 {
|
&serial_1 {
|
||||||
clocks = <&clock CLK_UART1>, <&clock CLK_SCLK_UART1>;
|
clocks = <&clock CLK_UART1>, <&clock CLK_SCLK_UART1>;
|
||||||
clock-names = "uart", "clk_uart_baud0";
|
clock-names = "uart", "clk_uart_baud0";
|
||||||
|
dmas = <&pdma1 15>, <&pdma1 16>;
|
||||||
|
dma-names = "rx", "tx";
|
||||||
};
|
};
|
||||||
|
|
||||||
&serial_2 {
|
&serial_2 {
|
||||||
clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
|
clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
|
||||||
clock-names = "uart", "clk_uart_baud0";
|
clock-names = "uart", "clk_uart_baud0";
|
||||||
|
dmas = <&pdma0 15>, <&pdma0 16>;
|
||||||
|
dma-names = "rx", "tx";
|
||||||
};
|
};
|
||||||
|
|
||||||
&serial_3 {
|
&serial_3 {
|
||||||
clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
|
clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
|
||||||
clock-names = "uart", "clk_uart_baud0";
|
clock-names = "uart", "clk_uart_baud0";
|
||||||
|
dmas = <&pdma1 17>, <&pdma1 18>;
|
||||||
|
dma-names = "rx", "tx";
|
||||||
};
|
};
|
||||||
|
|
||||||
&sss {
|
&sss {
|
||||||
|
|
Loading…
Reference in a new issue