Add BCM 43455 device ID's to support AP6256 device
parent
ef1a72a24d
commit
3f9ea5cfe4
|
@ -1110,6 +1110,7 @@ static const struct sdio_device_id brcmf_sdmmc_ids[] = {
|
||||||
BRCMF_SDIO_DEVICE(SDIO_DEVICE_ID_BROADCOM_4335_4339),
|
BRCMF_SDIO_DEVICE(SDIO_DEVICE_ID_BROADCOM_4335_4339),
|
||||||
BRCMF_SDIO_DEVICE(SDIO_DEVICE_ID_BROADCOM_43430),
|
BRCMF_SDIO_DEVICE(SDIO_DEVICE_ID_BROADCOM_43430),
|
||||||
BRCMF_SDIO_DEVICE(SDIO_DEVICE_ID_BROADCOM_4345),
|
BRCMF_SDIO_DEVICE(SDIO_DEVICE_ID_BROADCOM_4345),
|
||||||
|
BRCMF_SDIO_DEVICE(SDIO_DEVICE_ID_BROADCOM_43455),
|
||||||
BRCMF_SDIO_DEVICE(SDIO_DEVICE_ID_BROADCOM_4354),
|
BRCMF_SDIO_DEVICE(SDIO_DEVICE_ID_BROADCOM_4354),
|
||||||
{ /* end: all zeroes */ }
|
{ /* end: all zeroes */ }
|
||||||
};
|
};
|
||||||
|
|
|
@ -641,6 +641,7 @@ static u32 brcmf_chip_tcm_rambase(struct brcmf_chip_priv *ci)
|
||||||
{
|
{
|
||||||
switch (ci->pub.chip) {
|
switch (ci->pub.chip) {
|
||||||
case BRCM_CC_4345_CHIP_ID:
|
case BRCM_CC_4345_CHIP_ID:
|
||||||
|
case BRCM_CC_43455_CHIP_ID:
|
||||||
return 0x198000;
|
return 0x198000;
|
||||||
case BRCM_CC_4335_CHIP_ID:
|
case BRCM_CC_4335_CHIP_ID:
|
||||||
case BRCM_CC_4339_CHIP_ID:
|
case BRCM_CC_4339_CHIP_ID:
|
||||||
|
@ -1190,6 +1191,8 @@ bool brcmf_chip_sr_capable(struct brcmf_chip *pub)
|
||||||
|
|
||||||
switch (pub->chip) {
|
switch (pub->chip) {
|
||||||
case BRCM_CC_4354_CHIP_ID:
|
case BRCM_CC_4354_CHIP_ID:
|
||||||
|
case BRCM_CC_4345_CHIP_ID:
|
||||||
|
case BRCM_CC_43455_CHIP_ID:
|
||||||
/* explicitly check SR engine enable bit */
|
/* explicitly check SR engine enable bit */
|
||||||
pmu_cc3_mask = BIT(2);
|
pmu_cc3_mask = BIT(2);
|
||||||
/* fall-through */
|
/* fall-through */
|
||||||
|
|
|
@ -677,6 +677,7 @@ static const struct brcmf_firmware_names brcmf_fwname_data[] = {
|
||||||
{ BRCM_CC_4339_CHIP_ID, 0xFFFFFFFF, BRCMF_FIRMWARE_NVRAM(BCM4339) },
|
{ BRCM_CC_4339_CHIP_ID, 0xFFFFFFFF, BRCMF_FIRMWARE_NVRAM(BCM4339) },
|
||||||
{ BRCM_CC_43430_CHIP_ID, 0xFFFFFFFF, BRCMF_FIRMWARE_NVRAM(BCM43430) },
|
{ BRCM_CC_43430_CHIP_ID, 0xFFFFFFFF, BRCMF_FIRMWARE_NVRAM(BCM43430) },
|
||||||
{ BRCM_CC_4345_CHIP_ID, 0xFFFFFFC0, BRCMF_FIRMWARE_NVRAM(BCM43455) },
|
{ BRCM_CC_4345_CHIP_ID, 0xFFFFFFC0, BRCMF_FIRMWARE_NVRAM(BCM43455) },
|
||||||
|
{ BRCM_CC_43455_CHIP_ID, 0xFFFFFFC0, BRCMF_FIRMWARE_NVRAM(BCM43455) },
|
||||||
{ BRCM_CC_4354_CHIP_ID, 0xFFFFFFFF, BRCMF_FIRMWARE_NVRAM(BCM4354) }
|
{ BRCM_CC_4354_CHIP_ID, 0xFFFFFFFF, BRCMF_FIRMWARE_NVRAM(BCM4354) }
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
|
@ -39,6 +39,7 @@
|
||||||
#define BRCM_CC_4339_CHIP_ID 0x4339
|
#define BRCM_CC_4339_CHIP_ID 0x4339
|
||||||
#define BRCM_CC_43430_CHIP_ID 43430
|
#define BRCM_CC_43430_CHIP_ID 43430
|
||||||
#define BRCM_CC_4345_CHIP_ID 0x4345
|
#define BRCM_CC_4345_CHIP_ID 0x4345
|
||||||
|
#define BRCM_CC_43455_CHIP_ID 0xa9bf
|
||||||
#define BRCM_CC_4354_CHIP_ID 0x4354
|
#define BRCM_CC_4354_CHIP_ID 0x4354
|
||||||
#define BRCM_CC_4356_CHIP_ID 0x4356
|
#define BRCM_CC_4356_CHIP_ID 0x4356
|
||||||
#define BRCM_CC_43566_CHIP_ID 43566
|
#define BRCM_CC_43566_CHIP_ID 43566
|
||||||
|
|
|
@ -35,6 +35,7 @@
|
||||||
#define SDIO_DEVICE_ID_BROADCOM_43362 0xa962
|
#define SDIO_DEVICE_ID_BROADCOM_43362 0xa962
|
||||||
#define SDIO_DEVICE_ID_BROADCOM_43430 0xa9a6
|
#define SDIO_DEVICE_ID_BROADCOM_43430 0xa9a6
|
||||||
#define SDIO_DEVICE_ID_BROADCOM_4345 0x4345
|
#define SDIO_DEVICE_ID_BROADCOM_4345 0x4345
|
||||||
|
#define SDIO_DEVICE_ID_BROADCOM_43455 0xa9bf
|
||||||
#define SDIO_DEVICE_ID_BROADCOM_4354 0x4354
|
#define SDIO_DEVICE_ID_BROADCOM_4354 0x4354
|
||||||
|
|
||||||
#define SDIO_VENDOR_ID_INTEL 0x0089
|
#define SDIO_VENDOR_ID_INTEL 0x0089
|
||||||
|
|
Loading…
Reference in New Issue