redonkable
/
remarkable-linux
1
0
Fork 0
Code Releases Activity

ARM: dts: socfpga: Drop gmac0 from CV dtsi 

The socfpga_cyclone5.dtsi is included by all DTS files which describe boards
using the Cyclone V SoC. The Cyclone V SoC has two ethernet controllers and
different boards use none, one or both of them.

The /soc/ethernet@ff702000/{} node in socfpga_cyclone5.dtsi unconditionaly
enabled gmac0 interface, which is clearly wrong for those boards which use
gmac1 interface instead.

This patch removes the entire /soc/ethernet@ff702000/{} node from the
socfpga_cyclone5.dtsi file. This is correct, since all of the board which
include this file also have correct gmac0 or gmac1 node present in them.
Minor correction had to be done to EBV SoCrates, which didn't define PHY
mode explicitly, but inherited it from the socfpga_cyclone5.dtsi .

Signed-off-by: Marek Vasut <marex@denx.de>
Cc: Dinh Nguyen <dinguyen@opensource.altera.com>
Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com>
steinar/wifi_calib_4_9_kernel
Marek Vasut 2016-03-19 23:57:05 +00:00 committed by Dinh Nguyen
parent ebaea3a785
commit 702744ce8b
2 changed files with 1 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
arch/arm/boot/dts/socfpga_cyclone5.dtsi
View File

@ -38,11 +38,6 @@
cap-sd-highspeed;
};
ethernet@ff702000 {
phy-mode = "rgmii";
status = "okay";
};
sysmgr@ffd08000 {
cpu1-start-addr = <0xffd080c4>;
};

1
arch/arm/boot/dts/socfpga_cyclone5_socrates.dts
View File

@ -36,6 +36,7 @@
};
&gmac1 {
phy-mode = "rgmii";
status = "okay";
};