MLK-18101-2 arm64: dtsi: fsl-imx8qxp: Add prg1 for dpr1_channel2
On QXP B0 board, prg1 can alternative connect to dpr_channel1 and channel2. And if enable PRG0_SEL:BLIT0, prg1 will connect to channel2, so it could support 2-plane format tile to linear convert. Signed-off-by: yuchou gan <yuchou.gan@nxp.com>pull/10/head
parent
49d1822009
commit
7b3ece274c
|
@ -1183,7 +1183,7 @@
|
|||
"fsl,imx8qm-dpr-channel";
|
||||
reg = <0x0 0x560e0000 0x0 0x10000>;
|
||||
fsl,sc-resource = <SC_R_DC_0_BLIT1>;
|
||||
fsl,prgs = <&prg2>;
|
||||
fsl,prgs = <&prg2>, <&prg1>;
|
||||
clocks = <&clk IMX8QXP_DC0_DPR0_APB_CLK>,
|
||||
<&clk IMX8QXP_DC0_DPR0_B_CLK>,
|
||||
<&clk IMX8QXP_DC0_RTRAM0_CLK>;
|
||||
|
|
Loading…
Reference in New Issue