1
0
Fork 0

MLK-13206 dcp: mx6sl: add missing components in dts

After MX6ULL DCP issue is fixed in commit 7a1cc1f, it introduces a new issue,
MX6SL will meet issue as no dcp clock is defined when initializing:
[    3.061344] mxs-dcp 20fc000.dcp: can't identify DCP clk: -2

On mx6sl, dcp clock is always on, so the patch use dummy as dcp clock directly.

Signed-off-by: Quan Zhang <spring.zhang@nxp.com>
pull/10/head
Quan Zhang 2016-09-06 03:34:24 +08:00 committed by Jason Liu
parent 6e99718257
commit aa26b06044
2 changed files with 5 additions and 1 deletions

View File

@ -10,7 +10,7 @@ Required properties:
Example:
dcp@80028000 {
compatible = "fsl,imx28-dcp", "fsl,imx23-dcp";
compatible = "fsl,imx6sl-dcp", "fsl,imx28-dcp", "fsl,imx23-dcp";
reg = <0x80028000 0x2000>;
interrupts = <52 53>;
};

View File

@ -836,6 +836,10 @@
interrupts = <0 99 IRQ_TYPE_LEVEL_HIGH>,
<0 100 IRQ_TYPE_LEVEL_HIGH>,
<0 101 IRQ_TYPE_LEVEL_HIGH>;
/* DCP clock always on */
clocks = <&clks IMX6SL_CLK_DUMMY>;
clock-names = "dcp";
status = "okay";
};
};