[PATCH] USB: EHCI updates mostly whitespace cleanups

This cleans up the recent updates to EHCI PCI support:

  - Gets rid of checks for "is this a PCI device", they're no
    longer needed since this is now all PCI-only code.

  - Reduce log spamming:  MWI is only interesting in the atypical
    case that it can actually be used.

  - Whitespace cleanup, as appropriate for a new file with no
    other pending patches.

So other than that minor logging change, no functional updates.

Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
This commit is contained in:
David Brownell 2005-11-23 15:45:32 -08:00 committed by Linus Torvalds
parent f03c17fc9a
commit abcc944806

View file

@ -27,7 +27,7 @@
/* EHCI 0.96 (and later) section 5.1 says how to kick BIOS/SMM/... /* EHCI 0.96 (and later) section 5.1 says how to kick BIOS/SMM/...
* off the controller (maybe it can boot from highspeed USB disks). * off the controller (maybe it can boot from highspeed USB disks).
*/ */
static int bios_handoff (struct ehci_hcd *ehci, int where, u32 cap) static int bios_handoff(struct ehci_hcd *ehci, int where, u32 cap)
{ {
struct pci_dev *pdev = to_pci_dev(ehci_to_hcd(ehci)->self.controller); struct pci_dev *pdev = to_pci_dev(ehci_to_hcd(ehci)->self.controller);
@ -48,7 +48,7 @@ static int bios_handoff (struct ehci_hcd *ehci, int where, u32 cap)
where, cap); where, cap);
// some BIOS versions seem buggy... // some BIOS versions seem buggy...
// return 1; // return 1;
ehci_warn (ehci, "continuing after BIOS bug...\n"); ehci_warn(ehci, "continuing after BIOS bug...\n");
/* disable all SMIs, and clear "BIOS owns" flag */ /* disable all SMIs, and clear "BIOS owns" flag */
pci_write_config_dword(pdev, where + 4, 0); pci_write_config_dword(pdev, where + 4, 0);
pci_write_config_byte(pdev, where + 2, 0); pci_write_config_byte(pdev, where + 2, 0);
@ -59,95 +59,93 @@ static int bios_handoff (struct ehci_hcd *ehci, int where, u32 cap)
} }
/* called by khubd or root hub init threads */ /* called by khubd or root hub init threads */
static int ehci_pci_reset (struct usb_hcd *hcd) static int ehci_pci_reset(struct usb_hcd *hcd)
{ {
struct ehci_hcd *ehci = hcd_to_ehci (hcd); struct ehci_hcd *ehci = hcd_to_ehci(hcd);
struct pci_dev *pdev = to_pci_dev(hcd->self.controller);
u32 temp; u32 temp;
unsigned count = 256/4; unsigned count = 256/4;
spin_lock_init (&ehci->lock); spin_lock_init (&ehci->lock);
ehci->caps = hcd->regs; ehci->caps = hcd->regs;
ehci->regs = hcd->regs + HC_LENGTH (readl (&ehci->caps->hc_capbase)); ehci->regs = hcd->regs + HC_LENGTH(readl(&ehci->caps->hc_capbase));
dbg_hcs_params (ehci, "reset"); dbg_hcs_params(ehci, "reset");
dbg_hcc_params (ehci, "reset"); dbg_hcc_params(ehci, "reset");
/* cache this readonly data; minimize chip reads */ /* cache this readonly data; minimize chip reads */
ehci->hcs_params = readl (&ehci->caps->hcs_params); ehci->hcs_params = readl(&ehci->caps->hcs_params);
if (hcd->self.controller->bus == &pci_bus_type) { /* NOTE: only the parts below this line are PCI-specific */
struct pci_dev *pdev = to_pci_dev(hcd->self.controller);
switch (pdev->vendor) { switch (pdev->vendor) {
case PCI_VENDOR_ID_TDI: case PCI_VENDOR_ID_TDI:
if (pdev->device == PCI_DEVICE_ID_TDI_EHCI) { if (pdev->device == PCI_DEVICE_ID_TDI_EHCI) {
ehci->is_tdi_rh_tt = 1; ehci->is_tdi_rh_tt = 1;
tdi_reset (ehci); tdi_reset(ehci);
} }
break; break;
case PCI_VENDOR_ID_AMD: case PCI_VENDOR_ID_AMD:
/* AMD8111 EHCI doesn't work, according to AMD errata */ /* AMD8111 EHCI doesn't work, according to AMD errata */
if (pdev->device == 0x7463) { if (pdev->device == 0x7463) {
ehci_info (ehci, "ignoring AMD8111 (errata)\n"); ehci_info(ehci, "ignoring AMD8111 (errata)\n");
return -EIO; return -EIO;
} }
break; break;
case PCI_VENDOR_ID_NVIDIA: case PCI_VENDOR_ID_NVIDIA:
/* NVidia reports that certain chips don't handle /* NVidia reports that certain chips don't handle
* QH, ITD, or SITD addresses above 2GB. (But TD, * QH, ITD, or SITD addresses above 2GB. (But TD,
* data buffer, and periodic schedule are normal.) * data buffer, and periodic schedule are normal.)
*/ */
switch (pdev->device) { switch (pdev->device) {
case 0x003c: /* MCP04 */ case 0x003c: /* MCP04 */
case 0x005b: /* CK804 */ case 0x005b: /* CK804 */
case 0x00d8: /* CK8 */ case 0x00d8: /* CK8 */
case 0x00e8: /* CK8S */ case 0x00e8: /* CK8S */
if (pci_set_consistent_dma_mask(pdev, if (pci_set_consistent_dma_mask(pdev,
DMA_31BIT_MASK) < 0) DMA_31BIT_MASK) < 0)
ehci_warn (ehci, "can't enable NVidia " ehci_warn(ehci, "can't enable NVidia "
"workaround for >2GB RAM\n"); "workaround for >2GB RAM\n");
break;
}
break; break;
} }
break;
}
/* optional debug port, normally in the first BAR */ /* optional debug port, normally in the first BAR */
temp = pci_find_capability (pdev, 0x0a); temp = pci_find_capability(pdev, 0x0a);
if (temp) { if (temp) {
pci_read_config_dword(pdev, temp, &temp); pci_read_config_dword(pdev, temp, &temp);
temp >>= 16; temp >>= 16;
if ((temp & (3 << 13)) == (1 << 13)) { if ((temp & (3 << 13)) == (1 << 13)) {
temp &= 0x1fff; temp &= 0x1fff;
ehci->debug = hcd->regs + temp; ehci->debug = hcd->regs + temp;
temp = readl (&ehci->debug->control); temp = readl(&ehci->debug->control);
ehci_info (ehci, "debug port %d%s\n", ehci_info(ehci, "debug port %d%s\n",
HCS_DEBUG_PORT(ehci->hcs_params), HCS_DEBUG_PORT(ehci->hcs_params),
(temp & DBGP_ENABLED) (temp & DBGP_ENABLED)
? " IN USE" ? " IN USE"
: ""); : "");
if (!(temp & DBGP_ENABLED)) if (!(temp & DBGP_ENABLED))
ehci->debug = NULL; ehci->debug = NULL;
}
} }
}
temp = HCC_EXT_CAPS (readl (&ehci->caps->hcc_params)); temp = HCC_EXT_CAPS(readl(&ehci->caps->hcc_params));
} else
temp = 0;
/* EHCI 0.96 and later may have "extended capabilities" */ /* EHCI 0.96 and later may have "extended capabilities" */
while (temp && count--) { while (temp && count--) {
u32 cap; u32 cap;
pci_read_config_dword (to_pci_dev(hcd->self.controller), pci_read_config_dword(to_pci_dev(hcd->self.controller),
temp, &cap); temp, &cap);
ehci_dbg (ehci, "capability %04x at %02x\n", cap, temp); ehci_dbg(ehci, "capability %04x at %02x\n", cap, temp);
switch (cap & 0xff) { switch (cap & 0xff) {
case 1: /* BIOS/SMM/... handoff */ case 1: /* BIOS/SMM/... handoff */
if (bios_handoff (ehci, temp, cap) != 0) if (bios_handoff(ehci, temp, cap) != 0)
return -EOPNOTSUPP; return -EOPNOTSUPP;
break; break;
case 0: /* illegal reserved capability */ case 0: /* illegal reserved capability */
ehci_warn (ehci, "illegal capability!\n"); ehci_warn(ehci, "illegal capability!\n");
cap = 0; cap = 0;
/* FALLTHROUGH */ /* FALLTHROUGH */
default: /* unknown */ default: /* unknown */
@ -156,77 +154,69 @@ static int ehci_pci_reset (struct usb_hcd *hcd)
temp = (cap >> 8) & 0xff; temp = (cap >> 8) & 0xff;
} }
if (!count) { if (!count) {
ehci_err (ehci, "bogus capabilities ... PCI problems!\n"); ehci_err(ehci, "bogus capabilities ... PCI problems!\n");
return -EIO; return -EIO;
} }
if (ehci_is_TDI(ehci)) if (ehci_is_TDI(ehci))
ehci_reset (ehci); ehci_reset(ehci);
ehci_port_power (ehci, 0); ehci_port_power(ehci, 0);
/* at least the Genesys GL880S needs fixup here */ /* at least the Genesys GL880S needs fixup here */
temp = HCS_N_CC(ehci->hcs_params) * HCS_N_PCC(ehci->hcs_params); temp = HCS_N_CC(ehci->hcs_params) * HCS_N_PCC(ehci->hcs_params);
temp &= 0x0f; temp &= 0x0f;
if (temp && HCS_N_PORTS(ehci->hcs_params) > temp) { if (temp && HCS_N_PORTS(ehci->hcs_params) > temp) {
ehci_dbg (ehci, "bogus port configuration: " ehci_dbg(ehci, "bogus port configuration: "
"cc=%d x pcc=%d < ports=%d\n", "cc=%d x pcc=%d < ports=%d\n",
HCS_N_CC(ehci->hcs_params), HCS_N_CC(ehci->hcs_params),
HCS_N_PCC(ehci->hcs_params), HCS_N_PCC(ehci->hcs_params),
HCS_N_PORTS(ehci->hcs_params)); HCS_N_PORTS(ehci->hcs_params));
if (hcd->self.controller->bus == &pci_bus_type) { switch (pdev->vendor) {
struct pci_dev *pdev; case 0x17a0: /* GENESYS */
/* GL880S: should be PORTS=2 */
pdev = to_pci_dev(hcd->self.controller); temp |= (ehci->hcs_params & ~0xf);
switch (pdev->vendor) { ehci->hcs_params = temp;
case 0x17a0: /* GENESYS */ break;
/* GL880S: should be PORTS=2 */ case PCI_VENDOR_ID_NVIDIA:
temp |= (ehci->hcs_params & ~0xf); /* NF4: should be PCC=10 */
ehci->hcs_params = temp; break;
break;
case PCI_VENDOR_ID_NVIDIA:
/* NF4: should be PCC=10 */
break;
}
} }
} }
/* force HC to halt state */ /* force HC to halt state */
return ehci_halt (ehci); return ehci_halt(ehci);
} }
static int ehci_pci_start (struct usb_hcd *hcd) static int ehci_pci_start(struct usb_hcd *hcd)
{ {
struct ehci_hcd *ehci = hcd_to_ehci (hcd); struct ehci_hcd *ehci = hcd_to_ehci(hcd);
int result = 0; int result = 0;
struct pci_dev *pdev;
u16 port_wake;
if (hcd->self.controller->bus == &pci_bus_type) { pdev = to_pci_dev(hcd->self.controller);
struct pci_dev *pdev;
u16 port_wake;
pdev = to_pci_dev(hcd->self.controller); /* Serial Bus Release Number is at PCI 0x60 offset */
pci_read_config_byte(pdev, 0x60, &ehci->sbrn);
/* Serial Bus Release Number is at PCI 0x60 offset */ /* port wake capability, reported by boot firmware */
pci_read_config_byte(pdev, 0x60, &ehci->sbrn); pci_read_config_word(pdev, 0x62, &port_wake);
hcd->can_wakeup = (port_wake & 1) != 0;
/* port wake capability, reported by boot firmware */ /* PCI Memory-Write-Invalidate cycle support is optional (uncommon) */
pci_read_config_word(pdev, 0x62, &port_wake); result = pci_set_mwi(pdev);
hcd->can_wakeup = (port_wake & 1) != 0; if (!result)
ehci_dbg(ehci, "MWI active\n");
/* help hc dma work well with cachelines */ return ehci_run(hcd);
result = pci_set_mwi(pdev);
if (result)
ehci_dbg(ehci, "unable to enable MWI - not fatal.\n");
}
return ehci_run (hcd);
} }
/* always called by thread; normally rmmod */ /* always called by thread; normally rmmod */
static void ehci_pci_stop (struct usb_hcd *hcd) static void ehci_pci_stop(struct usb_hcd *hcd)
{ {
ehci_stop (hcd); ehci_stop(hcd);
} }
/*-------------------------------------------------------------------------*/ /*-------------------------------------------------------------------------*/
@ -242,12 +232,12 @@ static void ehci_pci_stop (struct usb_hcd *hcd)
* Also they depend on separate root hub suspend/resume. * Also they depend on separate root hub suspend/resume.
*/ */
static int ehci_pci_suspend (struct usb_hcd *hcd, pm_message_t message) static int ehci_pci_suspend(struct usb_hcd *hcd, pm_message_t message)
{ {
struct ehci_hcd *ehci = hcd_to_ehci (hcd); struct ehci_hcd *ehci = hcd_to_ehci(hcd);
if (time_before (jiffies, ehci->next_statechange)) if (time_before(jiffies, ehci->next_statechange))
msleep (10); msleep(10);
// could save FLADJ in case of Vaux power loss // could save FLADJ in case of Vaux power loss
// ... we'd only use it to handle clock skew // ... we'd only use it to handle clock skew
@ -255,30 +245,30 @@ static int ehci_pci_suspend (struct usb_hcd *hcd, pm_message_t message)
return 0; return 0;
} }
static int ehci_pci_resume (struct usb_hcd *hcd) static int ehci_pci_resume(struct usb_hcd *hcd)
{ {
struct ehci_hcd *ehci = hcd_to_ehci (hcd); struct ehci_hcd *ehci = hcd_to_ehci(hcd);
unsigned port; unsigned port;
struct usb_device *root = hcd->self.root_hub; struct usb_device *root = hcd->self.root_hub;
int retval = -EINVAL; int retval = -EINVAL;
// maybe restore FLADJ // maybe restore FLADJ
if (time_before (jiffies, ehci->next_statechange)) if (time_before(jiffies, ehci->next_statechange))
msleep (100); msleep(100);
/* If CF is clear, we lost PCI Vaux power and need to restart. */ /* If CF is clear, we lost PCI Vaux power and need to restart. */
if (readl (&ehci->regs->configured_flag) != cpu_to_le32(FLAG_CF)) if (readl(&ehci->regs->configured_flag) != cpu_to_le32(FLAG_CF))
goto restart; goto restart;
/* If any port is suspended (or owned by the companion), /* If any port is suspended (or owned by the companion),
* we know we can/must resume the HC (and mustn't reset it). * we know we can/must resume the HC (and mustn't reset it).
* We just defer that to the root hub code. * We just defer that to the root hub code.
*/ */
for (port = HCS_N_PORTS (ehci->hcs_params); port > 0; ) { for (port = HCS_N_PORTS(ehci->hcs_params); port > 0; ) {
u32 status; u32 status;
port--; port--;
status = readl (&ehci->regs->port_status [port]); status = readl(&ehci->regs->port_status [port]);
if (!(status & PORT_POWER)) if (!(status & PORT_POWER))
continue; continue;
if (status & (PORT_SUSPEND | PORT_RESUME | PORT_OWNER)) { if (status & (PORT_SUSPEND | PORT_RESUME | PORT_OWNER)) {
@ -289,35 +279,35 @@ static int ehci_pci_resume (struct usb_hcd *hcd)
restart: restart:
ehci_dbg(ehci, "lost power, restarting\n"); ehci_dbg(ehci, "lost power, restarting\n");
for (port = HCS_N_PORTS (ehci->hcs_params); port > 0; ) { for (port = HCS_N_PORTS(ehci->hcs_params); port > 0; ) {
port--; port--;
if (!root->children [port]) if (!root->children [port])
continue; continue;
usb_set_device_state (root->children[port], usb_set_device_state(root->children[port],
USB_STATE_NOTATTACHED); USB_STATE_NOTATTACHED);
} }
/* Else reset, to cope with power loss or flush-to-storage /* Else reset, to cope with power loss or flush-to-storage
* style "resume" having let BIOS kick in during reboot. * style "resume" having let BIOS kick in during reboot.
*/ */
(void) ehci_halt (ehci); (void) ehci_halt(ehci);
(void) ehci_reset (ehci); (void) ehci_reset(ehci);
(void) ehci_pci_reset (hcd); (void) ehci_pci_reset(hcd);
/* emptying the schedule aborts any urbs */ /* emptying the schedule aborts any urbs */
spin_lock_irq (&ehci->lock); spin_lock_irq(&ehci->lock);
if (ehci->reclaim) if (ehci->reclaim)
ehci->reclaim_ready = 1; ehci->reclaim_ready = 1;
ehci_work (ehci, NULL); ehci_work(ehci, NULL);
spin_unlock_irq (&ehci->lock); spin_unlock_irq(&ehci->lock);
/* restart; khubd will disconnect devices */ /* restart; khubd will disconnect devices */
retval = ehci_run (hcd); retval = ehci_run(hcd);
/* here we "know" root ports should always stay powered; /* here we "know" root ports should always stay powered;
* but some controllers may lose all power. * but some controllers may lose all power.
*/ */
ehci_port_power (ehci, 1); ehci_port_power(ehci, 1);
return retval; return retval;
} }
@ -376,7 +366,7 @@ static const struct pci_device_id pci_ids [] = { {
}, },
{ /* end: all zeroes */ } { /* end: all zeroes */ }
}; };
MODULE_DEVICE_TABLE (pci, pci_ids); MODULE_DEVICE_TABLE(pci, pci_ids);
/* pci driver glue; this is a "new style" PCI driver module */ /* pci driver glue; this is a "new style" PCI driver module */
static struct pci_driver ehci_pci_driver = { static struct pci_driver ehci_pci_driver = {
@ -392,22 +382,22 @@ static struct pci_driver ehci_pci_driver = {
#endif #endif
}; };
static int __init ehci_hcd_pci_init (void) static int __init ehci_hcd_pci_init(void)
{ {
if (usb_disabled()) if (usb_disabled())
return -ENODEV; return -ENODEV;
pr_debug ("%s: block sizes: qh %Zd qtd %Zd itd %Zd sitd %Zd\n", pr_debug("%s: block sizes: qh %Zd qtd %Zd itd %Zd sitd %Zd\n",
hcd_name, hcd_name,
sizeof (struct ehci_qh), sizeof (struct ehci_qtd), sizeof(struct ehci_qh), sizeof(struct ehci_qtd),
sizeof (struct ehci_itd), sizeof (struct ehci_sitd)); sizeof(struct ehci_itd), sizeof(struct ehci_sitd));
return pci_register_driver (&ehci_pci_driver); return pci_register_driver(&ehci_pci_driver);
} }
module_init (ehci_hcd_pci_init); module_init(ehci_hcd_pci_init);
static void __exit ehci_hcd_pci_cleanup (void) static void __exit ehci_hcd_pci_cleanup(void)
{ {
pci_unregister_driver (&ehci_pci_driver); pci_unregister_driver(&ehci_pci_driver);
} }
module_exit (ehci_hcd_pci_cleanup); module_exit(ehci_hcd_pci_cleanup);