ARM: dts: dra7: Move cpus node to parent dts for dra74x and dra72x
Nearly all of the information in the cpus node, especially for cpu0, is the same between dra74x and dra72x so move the common information to the parent dra7.dtsi to avoid duplication of data. Signed-off-by: Dave Gerlach <d-gerlach@ti.com> Acked-by: Viresh Kumar <viresh.kumar@linaro.org> Signed-off-by: Tony Lindgren <tony@atomide.com>
This commit is contained in:
parent
62e4feed0b
commit
b82ffb337b
|
@ -73,6 +73,33 @@
|
||||||
interrupt-parent = <&gic>;
|
interrupt-parent = <&gic>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
cpus {
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <0>;
|
||||||
|
|
||||||
|
cpu0: cpu@0 {
|
||||||
|
device_type = "cpu";
|
||||||
|
compatible = "arm,cortex-a15";
|
||||||
|
reg = <0>;
|
||||||
|
|
||||||
|
operating-points = <
|
||||||
|
/* kHz uV */
|
||||||
|
1000000 1060000
|
||||||
|
1176000 1160000
|
||||||
|
>;
|
||||||
|
|
||||||
|
clocks = <&dpll_mpu_ck>;
|
||||||
|
clock-names = "cpu";
|
||||||
|
|
||||||
|
clock-latency = <300000>; /* From omap-cpufreq driver */
|
||||||
|
|
||||||
|
/* cooling options */
|
||||||
|
cooling-min-level = <0>;
|
||||||
|
cooling-max-level = <2>;
|
||||||
|
#cooling-cells = <2>; /* min followed by max */
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* The soc node represents the soc top level view. It is used for IPs
|
* The soc node represents the soc top level view. It is used for IPs
|
||||||
* that are not memory mapped in the MPU view or for the MPU itself.
|
* that are not memory mapped in the MPU view or for the MPU itself.
|
||||||
|
|
|
@ -12,22 +12,6 @@
|
||||||
/ {
|
/ {
|
||||||
compatible = "ti,dra722", "ti,dra72", "ti,dra7";
|
compatible = "ti,dra722", "ti,dra72", "ti,dra7";
|
||||||
|
|
||||||
cpus {
|
|
||||||
#address-cells = <1>;
|
|
||||||
#size-cells = <0>;
|
|
||||||
|
|
||||||
cpu0: cpu@0 {
|
|
||||||
device_type = "cpu";
|
|
||||||
compatible = "arm,cortex-a15";
|
|
||||||
reg = <0>;
|
|
||||||
|
|
||||||
/* cooling options */
|
|
||||||
cooling-min-level = <0>;
|
|
||||||
cooling-max-level = <2>;
|
|
||||||
#cooling-cells = <2>; /* min followed by max */
|
|
||||||
};
|
|
||||||
};
|
|
||||||
|
|
||||||
pmu {
|
pmu {
|
||||||
compatible = "arm,cortex-a15-pmu";
|
compatible = "arm,cortex-a15-pmu";
|
||||||
interrupt-parent = <&wakeupgen>;
|
interrupt-parent = <&wakeupgen>;
|
||||||
|
|
|
@ -13,30 +13,6 @@
|
||||||
compatible = "ti,dra742", "ti,dra74", "ti,dra7";
|
compatible = "ti,dra742", "ti,dra74", "ti,dra7";
|
||||||
|
|
||||||
cpus {
|
cpus {
|
||||||
#address-cells = <1>;
|
|
||||||
#size-cells = <0>;
|
|
||||||
|
|
||||||
cpu0: cpu@0 {
|
|
||||||
device_type = "cpu";
|
|
||||||
compatible = "arm,cortex-a15";
|
|
||||||
reg = <0>;
|
|
||||||
|
|
||||||
operating-points = <
|
|
||||||
/* kHz uV */
|
|
||||||
1000000 1060000
|
|
||||||
1176000 1160000
|
|
||||||
>;
|
|
||||||
|
|
||||||
clocks = <&dpll_mpu_ck>;
|
|
||||||
clock-names = "cpu";
|
|
||||||
|
|
||||||
clock-latency = <300000>; /* From omap-cpufreq driver */
|
|
||||||
|
|
||||||
/* cooling options */
|
|
||||||
cooling-min-level = <0>;
|
|
||||||
cooling-max-level = <2>;
|
|
||||||
#cooling-cells = <2>; /* min followed by max */
|
|
||||||
};
|
|
||||||
cpu@1 {
|
cpu@1 {
|
||||||
device_type = "cpu";
|
device_type = "cpu";
|
||||||
compatible = "arm,cortex-a15";
|
compatible = "arm,cortex-a15";
|
||||||
|
|
Loading…
Reference in a new issue