intel-iommu: Only avoid flushing device IOTLB for domain ID 0 in caching mode
In caching mode, domain ID 0 is reserved for non-present to present mapping flush. Device IOTLB doesn't need to be flushed in this case. Previously we were avoiding the flush for domain zero, even if the IOMMU wasn't in caching mode and domain zero wasn't special. Signed-off-by: Yu Zhao <yu.zhao@intel.com> Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
This commit is contained in:
parent
a679128d30
commit
bf92df30df
|
@ -1054,7 +1054,12 @@ static void iommu_flush_iotlb_psi(struct intel_iommu *iommu, u16 did,
|
|||
else
|
||||
iommu->flush.flush_iotlb(iommu, did, addr, mask,
|
||||
DMA_TLB_PSI_FLUSH);
|
||||
if (did)
|
||||
|
||||
/*
|
||||
* In caching mode, domain ID 0 is reserved for non-present to present
|
||||
* mapping flush. Device IOTLB doesn't need to be flushed in this case.
|
||||
*/
|
||||
if (!cap_caching_mode(iommu->cap) || did)
|
||||
iommu_flush_dev_iotlb(iommu->domains[did], addr, mask);
|
||||
}
|
||||
|
||||
|
|
Loading…
Reference in a new issue