MIPS: ath79: add AR933X specific USB platform device registration
Also select the USB_ARCH_HAS_EHCI symbol in order to make the EHCI driver available. Signed-off-by: Gabor Juhos <juhosg@openwrt.org> Cc: linux-mips@linux-mips.org Cc: Kathy Giori <kgiori@qca.qualcomm.com> Cc: "Luis R. Rodriguez" <rodrigue@qca.qualcomm.com> Patchwork: https://patchwork.linux-mips.org/patch/2527/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
parent
9d6b204f93
commit
c279b77596
|
@ -42,6 +42,7 @@ config SOC_AR913X
|
||||||
def_bool n
|
def_bool n
|
||||||
|
|
||||||
config SOC_AR933X
|
config SOC_AR933X
|
||||||
|
select USB_ARCH_HAS_EHCI
|
||||||
def_bool n
|
def_bool n
|
||||||
|
|
||||||
config ATH79_DEV_AR913X_WMAC
|
config ATH79_DEV_AR913X_WMAC
|
||||||
|
|
|
@ -163,6 +163,23 @@ static void __init ar913x_usb_setup(void)
|
||||||
platform_device_register(&ath79_ehci_device);
|
platform_device_register(&ath79_ehci_device);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
static void __init ar933x_usb_setup(void)
|
||||||
|
{
|
||||||
|
ath79_device_reset_set(AR933X_RESET_USBSUS_OVERRIDE);
|
||||||
|
mdelay(10);
|
||||||
|
|
||||||
|
ath79_device_reset_clear(AR933X_RESET_USB_HOST);
|
||||||
|
mdelay(10);
|
||||||
|
|
||||||
|
ath79_device_reset_clear(AR933X_RESET_USB_PHY);
|
||||||
|
mdelay(10);
|
||||||
|
|
||||||
|
ath79_ehci_resources[0].start = AR933X_EHCI_BASE;
|
||||||
|
ath79_ehci_resources[0].end = AR933X_EHCI_BASE + AR933X_EHCI_SIZE - 1;
|
||||||
|
ath79_ehci_device.name = "ar933x-ehci";
|
||||||
|
platform_device_register(&ath79_ehci_device);
|
||||||
|
}
|
||||||
|
|
||||||
void __init ath79_register_usb(void)
|
void __init ath79_register_usb(void)
|
||||||
{
|
{
|
||||||
if (soc_is_ar71xx())
|
if (soc_is_ar71xx())
|
||||||
|
@ -173,6 +190,8 @@ void __init ath79_register_usb(void)
|
||||||
ar724x_usb_setup();
|
ar724x_usb_setup();
|
||||||
else if (soc_is_ar913x())
|
else if (soc_is_ar913x())
|
||||||
ar913x_usb_setup();
|
ar913x_usb_setup();
|
||||||
|
else if (soc_is_ar933x())
|
||||||
|
ar933x_usb_setup();
|
||||||
else
|
else
|
||||||
BUG();
|
BUG();
|
||||||
}
|
}
|
||||||
|
|
|
@ -56,6 +56,9 @@
|
||||||
#define AR933X_UART_BASE (AR71XX_APB_BASE + 0x00020000)
|
#define AR933X_UART_BASE (AR71XX_APB_BASE + 0x00020000)
|
||||||
#define AR933X_UART_SIZE 0x14
|
#define AR933X_UART_SIZE 0x14
|
||||||
|
|
||||||
|
#define AR933X_EHCI_BASE 0x1b000000
|
||||||
|
#define AR933X_EHCI_SIZE 0x1000
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* DDR_CTRL block
|
* DDR_CTRL block
|
||||||
*/
|
*/
|
||||||
|
@ -230,6 +233,10 @@
|
||||||
#define AR913X_RESET_USB_HOST BIT(5)
|
#define AR913X_RESET_USB_HOST BIT(5)
|
||||||
#define AR913X_RESET_USB_PHY BIT(4)
|
#define AR913X_RESET_USB_PHY BIT(4)
|
||||||
|
|
||||||
|
#define AR933X_RESET_USB_HOST BIT(5)
|
||||||
|
#define AR933X_RESET_USB_PHY BIT(4)
|
||||||
|
#define AR933X_RESET_USBSUS_OVERRIDE BIT(3)
|
||||||
|
|
||||||
#define AR933X_BOOTSTRAP_REF_CLK_40 BIT(0)
|
#define AR933X_BOOTSTRAP_REF_CLK_40 BIT(0)
|
||||||
|
|
||||||
#define REV_ID_MAJOR_MASK 0xfff0
|
#define REV_ID_MAJOR_MASK 0xfff0
|
||||||
|
|
Loading…
Reference in a new issue