1
0
Fork 0

MLK-20106: arm64: dts: enable NAND CE1 IOMUX for i.MX8MM

some NAND chips use two CS such as MT29F64G08AFAAA, which require two
enable both CE setting in IOMUX, otherwise the data may write to wrong
pages.

Signed-off-by: Han Xu <han.xu@nxp.com>
pull/10/head
Han Xu 2018-10-26 16:29:24 -05:00 committed by Jason Liu
parent 493d5ef800
commit d9b938d21b
1 changed files with 1 additions and 0 deletions

View File

@ -17,6 +17,7 @@
fsl,pins = <
MX8MM_IOMUXC_NAND_ALE_RAWNAND_ALE 0x00000096
MX8MM_IOMUXC_NAND_CE0_B_RAWNAND_CE0_B 0x00000096
MX8MM_IOMUXC_NAND_CE1_B_RAWNAND_CE1_B 0x00000096
MX8MM_IOMUXC_NAND_CLE_RAWNAND_CLE 0x00000096
MX8MM_IOMUXC_NAND_DATA00_RAWNAND_DATA00 0x00000096
MX8MM_IOMUXC_NAND_DATA01_RAWNAND_DATA01 0x00000096