ixgbe: Refactor MSI-X allocation mechanism
Our current MSI-X allocation mechanism does not support new hardware at all. It also isn't getting the actual number of supported MSI-X vectors from the device. This patch allows the number of MSI-X vectors to be specific to a device, plus it gets the number of MSI-X vectors available from PCIe configuration space. Signed-off-by: Peter P Waskiewicz Jr <peter.p.waskiewicz.jr@intel.com> Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
parent
2f21bdd354
commit
eb7f139ce5
|
@ -204,9 +204,13 @@ struct ixgbe_q_vector {
|
|||
#define OTHER_VECTOR 1
|
||||
#define NON_Q_VECTORS (OTHER_VECTOR)
|
||||
|
||||
#define MAX_MSIX_Q_VECTORS 16
|
||||
#define MAX_MSIX_VECTORS_82598 18
|
||||
#define MAX_MSIX_Q_VECTORS_82598 16
|
||||
|
||||
#define MAX_MSIX_Q_VECTORS MAX_MSIX_Q_VECTORS_82598
|
||||
#define MAX_MSIX_COUNT MAX_MSIX_VECTORS_82598
|
||||
|
||||
#define MIN_MSIX_Q_VECTORS 2
|
||||
#define MAX_MSIX_COUNT (MAX_MSIX_Q_VECTORS + NON_Q_VECTORS)
|
||||
#define MIN_MSIX_COUNT (MIN_MSIX_Q_VECTORS + NON_Q_VECTORS)
|
||||
|
||||
/* board specific private data structure */
|
||||
|
@ -244,6 +248,7 @@ struct ixgbe_adapter {
|
|||
u64 hw_csum_rx_good;
|
||||
u64 non_eop_descs;
|
||||
int num_msix_vectors;
|
||||
int max_msix_q_vectors; /* true count of q_vectors for device */
|
||||
struct ixgbe_ring_feature ring_feature[3];
|
||||
struct msix_entry *msix_entries;
|
||||
|
||||
|
|
|
@ -49,6 +49,27 @@ static s32 ixgbe_setup_copper_link_speed_82598(struct ixgbe_hw *hw,
|
|||
static s32 ixgbe_read_i2c_eeprom_82598(struct ixgbe_hw *hw, u8 byte_offset,
|
||||
u8 *eeprom_data);
|
||||
|
||||
/**
|
||||
* ixgbe_get_pcie_msix_count_82598 - Gets MSI-X vector count
|
||||
* @hw: pointer to hardware structure
|
||||
*
|
||||
* Read PCIe configuration space, and get the MSI-X vector count from
|
||||
* the capabilities table.
|
||||
**/
|
||||
u16 ixgbe_get_pcie_msix_count_82598(struct ixgbe_hw *hw)
|
||||
{
|
||||
struct ixgbe_adapter *adapter = hw->back;
|
||||
u16 msix_count;
|
||||
pci_read_config_word(adapter->pdev, IXGBE_PCIE_MSIX_82598_CAPS,
|
||||
&msix_count);
|
||||
msix_count &= IXGBE_PCIE_MSIX_TBL_SZ_MASK;
|
||||
|
||||
/* MSI-X count is zero-based in HW, so increment to give proper value */
|
||||
msix_count++;
|
||||
|
||||
return msix_count;
|
||||
}
|
||||
|
||||
/**
|
||||
*/
|
||||
static s32 ixgbe_get_invariants_82598(struct ixgbe_hw *hw)
|
||||
|
@ -106,6 +127,7 @@ static s32 ixgbe_get_invariants_82598(struct ixgbe_hw *hw)
|
|||
mac->num_rar_entries = IXGBE_82598_RAR_ENTRIES;
|
||||
mac->max_rx_queues = IXGBE_82598_MAX_RX_QUEUES;
|
||||
mac->max_tx_queues = IXGBE_82598_MAX_TX_QUEUES;
|
||||
mac->max_msix_vectors = ixgbe_get_pcie_msix_count_82598(hw);
|
||||
|
||||
out:
|
||||
return ret_val;
|
||||
|
|
|
@ -2421,7 +2421,13 @@ static void ixgbe_acquire_msix_vectors(struct ixgbe_adapter *adapter,
|
|||
ixgbe_set_num_queues(adapter);
|
||||
} else {
|
||||
adapter->flags |= IXGBE_FLAG_MSIX_ENABLED; /* Woot! */
|
||||
adapter->num_msix_vectors = vectors;
|
||||
/*
|
||||
* Adjust for only the vectors we'll use, which is minimum
|
||||
* of max_msix_q_vectors + NON_Q_VECTORS, or the number of
|
||||
* vectors we were allocated.
|
||||
*/
|
||||
adapter->num_msix_vectors = min(vectors,
|
||||
adapter->max_msix_q_vectors + NON_Q_VECTORS);
|
||||
}
|
||||
}
|
||||
|
||||
|
@ -2746,6 +2752,7 @@ static int __devinit ixgbe_sw_init(struct ixgbe_adapter *adapter)
|
|||
adapter->ring_feature[RING_F_RSS].indices = rss;
|
||||
adapter->flags |= IXGBE_FLAG_RSS_ENABLED;
|
||||
adapter->ring_feature[RING_F_DCB].indices = IXGBE_MAX_DCB_INDICES;
|
||||
adapter->max_msix_q_vectors = MAX_MSIX_Q_VECTORS_82598;
|
||||
|
||||
#ifdef CONFIG_IXGBE_DCB
|
||||
/* Configure DCB traffic classes */
|
||||
|
|
|
@ -821,6 +821,10 @@
|
|||
#define IXGBE_FW_PTR 0x0F
|
||||
#define IXGBE_PBANUM0_PTR 0x15
|
||||
#define IXGBE_PBANUM1_PTR 0x16
|
||||
#define IXGBE_PCIE_MSIX_82598_CAPS 0x62
|
||||
|
||||
/* MSI-X capability fields masks */
|
||||
#define IXGBE_PCIE_MSIX_TBL_SZ_MASK 0x7FF
|
||||
|
||||
/* Legacy EEPROM word offsets */
|
||||
#define IXGBE_ISCSI_BOOT_CAPS 0x0033
|
||||
|
@ -1451,6 +1455,7 @@ struct ixgbe_mac_info {
|
|||
u32 num_rar_entries;
|
||||
u32 max_tx_queues;
|
||||
u32 max_rx_queues;
|
||||
u32 max_msix_vectors;
|
||||
u32 link_attach_type;
|
||||
u32 link_mode_select;
|
||||
bool link_settings_loaded;
|
||||
|
|
Loading…
Reference in a new issue