redonkable/remarkable-linux
redonkable/remarkable-linux
1
0
Fork 0
Code Releases Activity

MLK-16538-6: dts: Add hdmi property to imx8qm dts

Browse source 
-Add hdmi property item to imx8qm dts file.
-Connect hdmi to dpu1_disp0 port.
-Remove unnecessary clk from hdmi steer irq property.
-Fix typo for irqsteer_csi0

Acked-by: Robby Cai <robby.cai@nxp.com>
Signed-off-by: Sandor Yu <Sandor.yu@nxp.com>
This commit is contained in:
Sandor Yu 2017-09-29 14:06:25 +08:00 committed by Jason Liu
parent b386e35386
commit fca4ee33fd
1 changed files with 51 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

59
arch/arm64/boot/dts/freescale/fsl-imx8qm.dtsi
View file

@ -1128,7 +1128,8 @@
dpu1_disp0: port@0 {
reg = <0>;
dpu1_disp0_mipi_dsi: mipi-dsi-endpoint {
dpu1_disp0_hdmi: hdmi-endpoint {
remote-endpoint = <&hdmi_disp>;
};
};
@ -1145,6 +1146,49 @@
};
};
hdmi:hdmi@56268000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "fsl,imx8qm-dp";
reg = <0x0 0x56268000 0x0 0x100000>, /* HDP Controller */
<0x0 0x56261000 0x0 0x1000>; /* HDP SubSystem CSR */
interrupts = <10 IRQ_TYPE_LEVEL_HIGH>;
interrupt-parent = <&irqsteer_hdmi>;
status = "disabled";
clocks = <&clk IMX8QM_HDMI_DIG_PLL_CLK>,
<&clk IMX8QM_HDMI_AV_PLL_CLK>,
<&clk IMX8QM_HDMI_IPG_CLK>,
<&clk IMX8QM_HDMI_HDP_CORE_CLK>,
<&clk IMX8QM_HDMI_PXL_CLK>,
<&clk IMX8QM_HDMI_PXL_MUX_CLK>,
<&clk IMX8QM_HDMI_PXL_LINK_CLK>,
<&clk IMX8QM_HDMI_HDP_CLK>,
<&clk IMX8QM_HDMI_HDP_PHY_CLK>,
<&clk IMX8QM_HDMI_APB_CLK>,
<&clk IMX8QM_HDMI_LIS_IPG_CLK>,
<&clk IMX8QM_HDMI_MSI_HCLK>,
<&clk IMX8QM_HDMI_PXL_LPCG_CLK>,
<&clk IMX8QM_HDMI_PXL_EVEN_CLK>,
<&clk IMX8QM_HDMI_PXL_DBL_CLK>,
<&clk IMX8QM_HDMI_VIF_CLK>,
<&clk IMX8QM_HDMI_APB_MUX_CSR_CLK>,
<&clk IMX8QM_HDMI_APB_MUX_CTRL_CLK>;
clock-names = "dig_pll", "av_pll", "clk_ipg",
"clk_core", "clk_pxl", "clk_pxl_mux",
"clk_pxl_link", "clk_hdp", "clk_phy",
"clk_apb", "clk_lis","clk_msi",
"clk_lpcg", "clk_even","clk_dbl",
"clk_vif", "clk_apb_csr","clk_apb_ctrl";
power-domains = <&pd_hdmi>;
port@0 {
reg = <0>;
hdmi_disp: endpoint {
remote-endpoint = <&dpu1_disp0_hdmi>;
};
};
};
lvds_region1: lvds_region@56240000 {
compatible = "fsl,imx8qm-lvds-region", "syscon";
reg = <0x0 0x56240000 0x0 0x10000>;
@ -1601,12 +1645,11 @@
interrupt-controller;
interrupt-parent = <&gic>;
#interrupt-cells = <2>;
clocks = <&clk IMX8QM_HDMI_DIG_PLL_CLK>,
<&clk IMX8QM_HDMI_LIS_IPG_CLK>;
clock-names = "pll", "ipg";
assigned-clocks = <&clk IMX8QM_HDMI_DIG_PLL_CLK>,
<&clk IMX8QM_HDMI_LIS_IPG_CLK>;
assigned-clock-rates = <675000000>, <84000000>;
clocks = <&clk IMX8QM_HDMI_LIS_IPG_CLK>;
clock-names = "ipg";
assigned-clocks = <&clk IMX8QM_HDMI_DIG_PLL_CLK>,
<&clk IMX8QM_HDMI_LIS_IPG_CLK>;
assigned-clock-rates = <1188000000>, <85000000>;
power-domains = <&pd_hdmi>;
};
@ -1676,7 +1719,7 @@
status = "disabled";
};
irqsteer_csi0: irqsteer@582200000 {
irqsteer_csi0: irqsteer@58220000 {
compatible = "nxp,imx-irqsteer";
reg = <0x0 0x58220000 0x0 0x1000>;
interrupts = <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>;