4e80c8f505
This driver adds pinctrl support for Intel Merrifield. The IP block which is called Family-Level Interface Shim is a separate entity in SoC. The GPIO driver (gpio-intel-mid.c) will be updated accordingly to support pinctrl interface. Reviewed-by: Mika Westerberg <mika.westerberg@linux.intel.com> Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
9 lines
358 B
Makefile
9 lines
358 B
Makefile
# Intel pin control drivers
|
|
|
|
obj-$(CONFIG_PINCTRL_BAYTRAIL) += pinctrl-baytrail.o
|
|
obj-$(CONFIG_PINCTRL_CHERRYVIEW) += pinctrl-cherryview.o
|
|
obj-$(CONFIG_PINCTRL_MERRIFIELD) += pinctrl-merrifield.o
|
|
obj-$(CONFIG_PINCTRL_INTEL) += pinctrl-intel.o
|
|
obj-$(CONFIG_PINCTRL_BROXTON) += pinctrl-broxton.o
|
|
obj-$(CONFIG_PINCTRL_SUNRISEPOINT) += pinctrl-sunrisepoint.o
|