57b7068de5
XTFPGA boards provides an audio subsystem that consists of TI CDCE706 clock synthesizer, I2S transmitter and TLV320AIC23 audio codec. I2S transmitter has MMIO-based interface that resembles that of the OpenCores I2S transmitter. I2S transmitter is always a master on I2S bus. There's no specialized audio DMA, sample data are transferred to I2S transmitter FIFO by CPU through memory-mapped queue interface. Signed-off-by: Max Filippov <jcmvbkbc@gmail.com> Signed-off-by: Mark Brown <broonie@kernel.org>
8 lines
277 B
Plaintext
8 lines
277 B
Plaintext
config SND_SOC_XTFPGA_I2S
|
|
tristate "XTFPGA I2S master"
|
|
select REGMAP_MMIO
|
|
help
|
|
Say Y or M if you want to add support for codecs attached to the
|
|
I2S interface on XTFPGA daughter board. You will also need to select
|
|
the drivers for the rest of XTFPGA audio subsystem.
|