6961275e72
Add the support for A83T. A83T SoC has an additional register than A80 to handle CPU configurations: R_CPUS_CFG. Information about the register comes from Allwinner's BSP driver. An important difference is the Power Off Gating register for clusters which is BIT(4) in case of SUN9I-A80 and BIT(0) in case of SUN8I-A83T. There is also a bit swap between sun8i-a83t and sun9i-a80 that must be handled. Signed-off-by: Mylène Josserand <mylene.josserand@bootlin.com> Acked-by: Maxime Ripard <maxime.ripard@bootlin.com> Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
59 lines
1.1 KiB
Plaintext
59 lines
1.1 KiB
Plaintext
menuconfig ARCH_SUNXI
|
|
bool "Allwinner SoCs"
|
|
depends on ARCH_MULTI_V7
|
|
select ARCH_HAS_RESET_CONTROLLER
|
|
select CLKSRC_MMIO
|
|
select GENERIC_IRQ_CHIP
|
|
select GPIOLIB
|
|
select PINCTRL
|
|
select PM_OPP
|
|
select SUN4I_TIMER
|
|
select RESET_CONTROLLER
|
|
|
|
if ARCH_SUNXI
|
|
|
|
config MACH_SUN4I
|
|
bool "Allwinner A10 (sun4i) SoCs support"
|
|
default ARCH_SUNXI
|
|
|
|
config MACH_SUN5I
|
|
bool "Allwinner A10s / A13 (sun5i) SoCs support"
|
|
default ARCH_SUNXI
|
|
select SUN5I_HSTIMER
|
|
|
|
config MACH_SUN6I
|
|
bool "Allwinner A31 (sun6i) SoCs support"
|
|
default ARCH_SUNXI
|
|
select ARM_GIC
|
|
select MFD_SUN6I_PRCM
|
|
select SUN5I_HSTIMER
|
|
|
|
config MACH_SUN7I
|
|
bool "Allwinner A20 (sun7i) SoCs support"
|
|
default ARCH_SUNXI
|
|
select ARM_GIC
|
|
select ARM_PSCI
|
|
select ARCH_SUPPORTS_BIG_ENDIAN
|
|
select HAVE_ARM_ARCH_TIMER
|
|
select SUN5I_HSTIMER
|
|
|
|
config MACH_SUN8I
|
|
bool "Allwinner sun8i Family SoCs support"
|
|
default ARCH_SUNXI
|
|
select ARM_GIC
|
|
select MFD_SUN6I_PRCM
|
|
|
|
config MACH_SUN9I
|
|
bool "Allwinner (sun9i) SoCs support"
|
|
default ARCH_SUNXI
|
|
select ARM_GIC
|
|
|
|
config ARCH_SUNXI_MC_SMP
|
|
bool
|
|
depends on SMP
|
|
default MACH_SUN9I || MACH_SUN8I
|
|
select ARM_CCI400_PORT_CTRL
|
|
select ARM_CPU_SUSPEND
|
|
|
|
endif
|