2015-03-11 22:24:39 -06:00
|
|
|
CONFIG_ARM=y
|
2015-04-21 05:38:20 -06:00
|
|
|
CONFIG_ARCH_SOCFPGA=y
|
2015-08-19 09:33:42 -06:00
|
|
|
CONFIG_SYS_MALLOC_F_LEN=0x2000
|
2015-09-28 06:14:15 -06:00
|
|
|
CONFIG_SPL_DM=y
|
|
|
|
CONFIG_DM_GPIO=y
|
2015-08-02 13:57:57 -06:00
|
|
|
CONFIG_TARGET_SOCFPGA_CYCLONE5_SOCDK=y
|
2015-11-11 06:39:33 -07:00
|
|
|
CONFIG_SPL_STACK_R_ADDR=0x00800000
|
2014-11-07 06:10:41 -07:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_socrates"
|
2015-05-12 13:46:24 -06:00
|
|
|
CONFIG_SPL=y
|
2015-08-19 09:33:42 -06:00
|
|
|
CONFIG_SPL_STACK_R=y
|
2015-06-22 15:15:30 -06:00
|
|
|
# CONFIG_CMD_IMLS is not set
|
|
|
|
# CONFIG_CMD_FLASH is not set
|
2015-11-11 06:39:33 -07:00
|
|
|
CONFIG_CMD_GPIO=y
|
2015-09-28 06:14:15 -06:00
|
|
|
CONFIG_DWAPB_GPIO=y
|
2015-06-22 15:15:29 -06:00
|
|
|
CONFIG_SPI_FLASH=y
|
2015-07-25 10:47:02 -06:00
|
|
|
CONFIG_DM_ETH=y
|
2015-04-05 16:07:34 -06:00
|
|
|
CONFIG_ETH_DESIGNWARE=y
|