Merge branch 'master' of git://git.denx.de/u-boot-mips
Conflict over SPDX changes means that one change was effectively dropped as it was fixing typos in a removed hunk of text. Conflicts: arch/mips/cpu/mips64/start.S Signed-off-by: Tom Rini <trini@ti.com>utp
Tom Rini
commit
230187ce26
|
|
@ -18,7 +18,7 @@
|
|||
#define CONFIG_SYS_MIPS_CACHE_MODE CONF_CM_CACHABLE_NONCOHERENT
|
||||
#endif
|
||||
|
||||
#define RA t8
|
||||
#define RA t9
|
||||
|
||||
/*
|
||||
* 16kB is the maximum size of instruction and data caches on MIPS 4K,
|
||||
|
|
@ -128,8 +128,7 @@ NESTED(mips_cache_reset, 0, ra)
|
|||
move RA, ra
|
||||
li t2, CONFIG_SYS_ICACHE_SIZE
|
||||
li t3, CONFIG_SYS_DCACHE_SIZE
|
||||
li t4, CONFIG_SYS_CACHELINE_SIZE
|
||||
move t5, t4
|
||||
li t8, CONFIG_SYS_CACHELINE_SIZE
|
||||
|
||||
li v0, MIPS_MAX_CACHE_SIZE
|
||||
|
||||
|
|
@ -156,17 +155,17 @@ NESTED(mips_cache_reset, 0, ra)
|
|||
* Initialize the I-cache first,
|
||||
*/
|
||||
move a1, t2
|
||||
move a2, t4
|
||||
PTR_LA t7, mips_init_icache
|
||||
jalr t7
|
||||
move a2, t8
|
||||
PTR_LA v1, mips_init_icache
|
||||
jalr v1
|
||||
|
||||
/*
|
||||
* then initialize D-cache.
|
||||
*/
|
||||
move a1, t3
|
||||
move a2, t5
|
||||
PTR_LA t7, mips_init_dcache
|
||||
jalr t7
|
||||
move a2, t8
|
||||
PTR_LA v1, mips_init_dcache
|
||||
jalr v1
|
||||
|
||||
jr RA
|
||||
END(mips_cache_reset)
|
||||
|
|
|
|||
|
|
@ -41,7 +41,7 @@ _start:
|
|||
nop
|
||||
|
||||
.org 0x10
|
||||
#ifdef CONFIG_SYS_XWAY_EBU_BOOTCFG
|
||||
#if defined(CONFIG_SYS_XWAY_EBU_BOOTCFG)
|
||||
/*
|
||||
* Almost all Lantiq XWAY SoC devices have an external bus unit (EBU) to
|
||||
* access external NOR flashes. If the board boots from NOR flash the
|
||||
|
|
@ -51,6 +51,12 @@ _start:
|
|||
*/
|
||||
.word CONFIG_SYS_XWAY_EBU_BOOTCFG
|
||||
.word 0x0
|
||||
#elif defined(CONFIG_QEMU_MALTA)
|
||||
/*
|
||||
* Linux expects the Board ID here.
|
||||
*/
|
||||
.word 0x00000420 # 0x420 (Malta Board with CoreLV)
|
||||
.word 0x00000000
|
||||
#endif
|
||||
|
||||
.org 0x200
|
||||
|
|
@ -199,19 +205,19 @@ in_ram:
|
|||
* generated by GNU ld. Skip these reserved entries from relocation.
|
||||
*/
|
||||
lw t3, -4(t0) # t3 <-- num_got_entries
|
||||
lw t4, -8(t0) # t4 <-- _GLOBAL_OFFSET_TABLE_
|
||||
add t4, s1 # t4 now holds relocated _G_O_T_
|
||||
addi t4, t4, 8 # skipping first two entries
|
||||
lw t8, -8(t0) # t8 <-- _GLOBAL_OFFSET_TABLE_
|
||||
add t8, s1 # t8 now holds relocated _G_O_T_
|
||||
addi t8, t8, 8 # skipping first two entries
|
||||
li t2, 2
|
||||
1:
|
||||
lw t1, 0(t4)
|
||||
lw t1, 0(t8)
|
||||
beqz t1, 2f
|
||||
add t1, s1
|
||||
sw t1, 0(t4)
|
||||
sw t1, 0(t8)
|
||||
2:
|
||||
addi t2, 1
|
||||
blt t2, t3, 1b
|
||||
addi t4, 4
|
||||
addi t8, 4
|
||||
|
||||
/* Update dynamic relocations */
|
||||
lw t1, -16(t0) # t1 <-- __rel_dyn_start
|
||||
|
|
@ -221,19 +227,19 @@ in_ram:
|
|||
addi t1, 8
|
||||
|
||||
1:
|
||||
lw t3, -4(t1) # t3 <-- relocation info
|
||||
lw t8, -4(t1) # t8 <-- relocation info
|
||||
|
||||
sub t3, 3
|
||||
bnez t3, 2f # skip non R_MIPS_REL32 entries
|
||||
li t3, 3
|
||||
bne t8, t3, 2f # skip non R_MIPS_REL32 entries
|
||||
nop
|
||||
|
||||
lw t3, -8(t1) # t3 <-- location to fix up in FLASH
|
||||
|
||||
lw t4, 0(t3) # t4 <-- original pointer
|
||||
add t4, s1 # t4 <-- adjusted pointer
|
||||
lw t8, 0(t3) # t8 <-- original pointer
|
||||
add t8, s1 # t8 <-- adjusted pointer
|
||||
|
||||
add t3, s1 # t3 <-- location to fix up in RAM
|
||||
sw t4, 0(t3)
|
||||
sw t8, 0(t3)
|
||||
|
||||
2:
|
||||
blt t1, t2, 1b
|
||||
|
|
|
|||
|
|
@ -11,7 +11,8 @@
|
|||
static unsigned long timestamp;
|
||||
|
||||
/* how many counter cycles in a jiffy */
|
||||
#define CYCLES_PER_JIFFY (CONFIG_SYS_MIPS_TIMER_FREQ + CONFIG_SYS_HZ / 2) / CONFIG_SYS_HZ
|
||||
#define CYCLES_PER_JIFFY \
|
||||
(CONFIG_SYS_MIPS_TIMER_FREQ + CONFIG_SYS_HZ / 2) / CONFIG_SYS_HZ
|
||||
|
||||
/*
|
||||
* timer without interrupts
|
||||
|
|
@ -38,7 +39,7 @@ ulong get_timer(ulong base)
|
|||
}
|
||||
write_c0_compare(expirelo);
|
||||
|
||||
return (timestamp - base);
|
||||
return timestamp - base;
|
||||
}
|
||||
|
||||
void __udelay(unsigned long usec)
|
||||
|
|
|
|||
|
|
@ -6,7 +6,6 @@
|
|||
*/
|
||||
|
||||
#include <common.h>
|
||||
#include <asm/mipsregs.h>
|
||||
|
||||
void enable_interrupts(void)
|
||||
{
|
||||
|
|
|
|||
|
|
@ -3,7 +3,7 @@
|
|||
*
|
||||
* Copyright (c) 2003 Wolfgang Denk <wd@denx.de>
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0+
|
||||
* SPDX-License-Identifier: GPL-2.0+
|
||||
*/
|
||||
|
||||
#include <asm-offsets.h>
|
||||
|
|
|
|||
|
|
@ -47,14 +47,17 @@ _start:
|
|||
relocate_code:
|
||||
move sp, a0 # set new stack pointer
|
||||
|
||||
move s0, a1 # save gd in s0
|
||||
move s2, a2 # save destination address in s2
|
||||
|
||||
li t0, CONFIG_SYS_MONITOR_BASE
|
||||
sub t6, a2, t0 # t6 <-- relocation offset
|
||||
sub s1, s2, t0 # s1 <-- relocation offset
|
||||
|
||||
la t3, in_ram
|
||||
lw t2, -12(t3) # t2 <-- __image_copy_end
|
||||
move t1, a2
|
||||
|
||||
add gp, t6 # adjust gp
|
||||
add gp, s1 # adjust gp
|
||||
|
||||
/*
|
||||
* t0 = source address
|
||||
|
|
@ -96,7 +99,7 @@ relocate_code:
|
|||
nop
|
||||
|
||||
/* Jump to where we've relocated ourselves */
|
||||
addi t0, a2, in_ram - _start
|
||||
addi t0, s2, in_ram - _start
|
||||
jr t0
|
||||
nop
|
||||
|
||||
|
|
@ -114,19 +117,19 @@ in_ram:
|
|||
* generated by GNU ld. Skip these reserved entries from relocation.
|
||||
*/
|
||||
lw t3, -4(t0) # t3 <-- num_got_entries
|
||||
lw t4, -8(t0) # t4 <-- _GLOBAL_OFFSET_TABLE_
|
||||
add t4, t6 # t4 now holds relocated _G_O_T_
|
||||
addi t4, t4, 8 # skipping first two entries
|
||||
lw t8, -8(t0) # t8 <-- _GLOBAL_OFFSET_TABLE_
|
||||
add t8, s1 # t8 now holds relocated _G_O_T_
|
||||
addi t8, t8, 8 # skipping first two entries
|
||||
li t2, 2
|
||||
1:
|
||||
lw t1, 0(t4)
|
||||
lw t1, 0(t8)
|
||||
beqz t1, 2f
|
||||
add t1, t6
|
||||
sw t1, 0(t4)
|
||||
add t1, s1
|
||||
sw t1, 0(t8)
|
||||
2:
|
||||
addi t2, 1
|
||||
blt t2, t3, 1b
|
||||
addi t4, 4
|
||||
addi t8, 4
|
||||
|
||||
/* Update dynamic relocations */
|
||||
lw t1, -16(t0) # t1 <-- __rel_dyn_start
|
||||
|
|
@ -136,19 +139,19 @@ in_ram:
|
|||
addi t1, 8
|
||||
|
||||
1:
|
||||
lw t3, -4(t1) # t3 <-- relocation info
|
||||
lw t8, -4(t1) # t8 <-- relocation info
|
||||
|
||||
sub t3, 3
|
||||
bnez t3, 2f # skip non R_MIPS_REL32 entries
|
||||
li t3, 3
|
||||
bne t8, t3, 2f # skip non R_MIPS_REL32 entries
|
||||
nop
|
||||
|
||||
lw t3, -8(t1) # t3 <-- location to fix up in FLASH
|
||||
|
||||
lw t4, 0(t3) # t4 <-- original pointer
|
||||
add t4, t6 # t4 <-- adjusted pointer
|
||||
lw t8, 0(t3) # t8 <-- original pointer
|
||||
add t8, s1 # t8 <-- adjusted pointer
|
||||
|
||||
add t3, t6 # t3 <-- location to fix up in RAM
|
||||
sw t4, 0(t3)
|
||||
add t3, s1 # t3 <-- location to fix up in RAM
|
||||
sw t8, 0(t3)
|
||||
|
||||
2:
|
||||
blt t1, t2, 1b
|
||||
|
|
@ -168,9 +171,9 @@ in_ram:
|
|||
blt t1, t2, 1b
|
||||
addi t1, 4
|
||||
|
||||
move a0, a1 # a0 <-- gd
|
||||
move a0, s0 # a0 <-- gd
|
||||
la t9, board_init_r
|
||||
jr t9
|
||||
move a1, a2
|
||||
move a1, s2
|
||||
|
||||
.end relocate_code
|
||||
|
|
|
|||
|
|
@ -0,0 +1,23 @@
|
|||
/*
|
||||
* Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms of the GNU General Public License version 2 as published
|
||||
* by the Free Software Foundation.
|
||||
*/
|
||||
|
||||
#ifndef _MIPS_ASM_MALTA_H
|
||||
#define _MIPS_ASM_MALTA_H
|
||||
|
||||
#define MALTA_IO_PORT_BASE 0x18000000
|
||||
|
||||
#define MALTA_UART_BASE (MALTA_IO_PORT_BASE + 0x3f8)
|
||||
|
||||
#define MALTA_GT_BASE 0x1be00000
|
||||
|
||||
#define MALTA_RESET_BASE 0x1f000500
|
||||
#define GORESET 0x42
|
||||
|
||||
#define MALTA_FLASH_BASE 0x1fc00000
|
||||
|
||||
#endif /* _MIPS_ASM_MALTA_H */
|
||||
|
|
@ -0,0 +1,45 @@
|
|||
#
|
||||
# (C) Copyright 2003-2006
|
||||
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
||||
#
|
||||
# See file CREDITS for list of people who contributed to this
|
||||
# project.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or
|
||||
# modify it under the terms of the GNU General Public License as
|
||||
# published by the Free Software Foundation; either version 2 of
|
||||
# the License, or (at your option) any later version.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#
|
||||
# You should have received a copy of the GNU General Public License
|
||||
# along with this program; if not, write to the Free Software
|
||||
# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||||
# MA 02111-1307 USA
|
||||
#
|
||||
|
||||
include $(TOPDIR)/config.mk
|
||||
|
||||
LIB = $(obj)lib$(BOARD).o
|
||||
|
||||
COBJS = $(BOARD).o
|
||||
SOBJS = lowlevel_init.o
|
||||
|
||||
SRCS := $(SOBJS:.o=.S) $(COBJS:.o=.c)
|
||||
OBJS := $(addprefix $(obj),$(COBJS))
|
||||
SOBJS := $(addprefix $(obj),$(SOBJS))
|
||||
|
||||
$(LIB): $(OBJS) $(SOBJS)
|
||||
$(call cmd_link_o_target, $(OBJS) $(SOBJS))
|
||||
|
||||
#########################################################################
|
||||
|
||||
# defines $(obj).depend target
|
||||
include $(SRCTREE)/rules.mk
|
||||
|
||||
sinclude $(obj).depend
|
||||
|
||||
#########################################################################
|
||||
|
|
@ -0,0 +1,71 @@
|
|||
/*
|
||||
* Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms of the GNU General Public License version 2 as published
|
||||
* by the Free Software Foundation.
|
||||
*/
|
||||
|
||||
#include <config.h>
|
||||
#include <gt64120.h>
|
||||
|
||||
#include <asm/addrspace.h>
|
||||
#include <asm/regdef.h>
|
||||
#include <asm/malta.h>
|
||||
|
||||
#ifdef CONFIG_SYS_BIG_ENDIAN
|
||||
#define CPU_TO_GT32(_x) ((_x))
|
||||
#else
|
||||
#define CPU_TO_GT32(_x) ( \
|
||||
(((_x) & 0xff) << 24) | (((_x) & 0xff00) << 8) | \
|
||||
(((_x) & 0xff0000) >> 8) | (((_x) & 0xff000000) >> 24))
|
||||
#endif
|
||||
|
||||
.text
|
||||
.set noreorder
|
||||
.set mips32
|
||||
|
||||
.globl lowlevel_init
|
||||
lowlevel_init:
|
||||
|
||||
/*
|
||||
* Load BAR registers of GT64120 as done by YAMON
|
||||
*
|
||||
* based on a patch sent by Antony Pavlov <antonynpavlov@gmail.com>
|
||||
* to the barebox mailing list.
|
||||
* The subject of the original patch:
|
||||
* 'MIPS: qemu-malta: add YAMON-style GT64120 memory map'
|
||||
* URL:
|
||||
* http://www.mail-archive.com/barebox@lists.infradead.org/msg06128.html
|
||||
*
|
||||
* based on write_bootloader() in qemu.git/hw/mips_malta.c
|
||||
* see GT64120 manual and qemu.git/hw/gt64xxx.c for details
|
||||
*/
|
||||
|
||||
/* move GT64120 registers from 0x14000000 to 0x1be00000 */
|
||||
li t1, KSEG1ADDR(GT_DEF_BASE)
|
||||
li t0, CPU_TO_GT32(0xdf000000)
|
||||
sw t0, GT_ISD_OFS(t1)
|
||||
|
||||
/* setup MEM-to-PCI0 mapping */
|
||||
li t1, KSEG1ADDR(MALTA_GT_BASE)
|
||||
|
||||
/* setup PCI0 io window to 0x18000000-0x181fffff */
|
||||
li t0, CPU_TO_GT32(0xc0000000)
|
||||
sw t0, GT_PCI0IOLD_OFS(t1)
|
||||
li t0, CPU_TO_GT32(0x40000000)
|
||||
sw t0, GT_PCI0IOHD_OFS(t1)
|
||||
|
||||
/* setup PCI0 mem windows */
|
||||
li t0, CPU_TO_GT32(0x80000000)
|
||||
sw t0, GT_PCI0M0LD_OFS(t1)
|
||||
li t0, CPU_TO_GT32(0x3f000000)
|
||||
sw t0, GT_PCI0M0HD_OFS(t1)
|
||||
|
||||
li t0, CPU_TO_GT32(0xc1000000)
|
||||
sw t0, GT_PCI0M1LD_OFS(t1)
|
||||
li t0, CPU_TO_GT32(0x5e000000)
|
||||
sw t0, GT_PCI0M1HD_OFS(t1)
|
||||
|
||||
jr ra
|
||||
nop
|
||||
|
|
@ -0,0 +1,49 @@
|
|||
/*
|
||||
* Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms of the GNU General Public License version 2 as published
|
||||
* by the Free Software Foundation.
|
||||
*/
|
||||
|
||||
#include <common.h>
|
||||
#include <netdev.h>
|
||||
|
||||
#include <asm/addrspace.h>
|
||||
#include <asm/io.h>
|
||||
#include <asm/malta.h>
|
||||
#include <pci_gt64120.h>
|
||||
|
||||
phys_size_t initdram(int board_type)
|
||||
{
|
||||
return CONFIG_SYS_MEM_SIZE;
|
||||
}
|
||||
|
||||
int checkboard(void)
|
||||
{
|
||||
puts("Board: MIPS Malta CoreLV (Qemu)\n");
|
||||
return 0;
|
||||
}
|
||||
|
||||
int board_eth_init(bd_t *bis)
|
||||
{
|
||||
return pci_eth_init(bis);
|
||||
}
|
||||
|
||||
void _machine_restart(void)
|
||||
{
|
||||
void __iomem *reset_base;
|
||||
|
||||
reset_base = (void __iomem *)CKSEG1ADDR(MALTA_RESET_BASE);
|
||||
__raw_writel(GORESET, reset_base);
|
||||
}
|
||||
|
||||
void pci_init_board(void)
|
||||
{
|
||||
set_io_port_base(CKSEG1ADDR(MALTA_IO_PORT_BASE));
|
||||
|
||||
gt64120_pci_init((void *)CKSEG1ADDR(MALTA_GT_BASE),
|
||||
0x00000000, 0x00000000, CONFIG_SYS_MEM_SIZE,
|
||||
0x10000000, 0x10000000, 128 * 1024 * 1024,
|
||||
0x00000000, 0x00000000, 0x20000);
|
||||
}
|
||||
|
|
@ -470,6 +470,8 @@ qemu_mips mips mips32 qemu-mips -
|
|||
qemu_mipsel mips mips32 qemu-mips - - qemu-mips:SYS_LITTLE_ENDIAN
|
||||
qemu_mips64 mips mips64 qemu-mips - - qemu-mips64:SYS_BIG_ENDIAN
|
||||
qemu_mips64el mips mips64 qemu-mips - - qemu-mips64:SYS_LITTLE_ENDIAN
|
||||
qemu_malta mips mips32 qemu-malta - - qemu-malta:MIPS32,SYS_BIG_ENDIAN
|
||||
qemu_maltael mips mips32 qemu-malta - - qemu-malta:MIPS32,SYS_LITTLE_ENDIAN
|
||||
vct_platinum mips mips32 vct micronas - vct:VCT_PLATINUM
|
||||
vct_platinumavc mips mips32 vct micronas - vct:VCT_PLATINUMAVC
|
||||
vct_platinumavc_onenand mips mips32 vct micronas - vct:VCT_PLATINUMAVC,VCT_ONENAND
|
||||
|
|
|
|||
|
|
@ -39,8 +39,6 @@ TODOs
|
|||
|
||||
* Secondary cache support missing
|
||||
|
||||
* Centralize the link directive files
|
||||
|
||||
* Initialize TLB entries redardless of their use
|
||||
|
||||
* R2000/R3000 class parts are not supported
|
||||
|
|
@ -51,8 +49,6 @@ TODOs
|
|||
initialized in board specific assembler language before the cache init
|
||||
code is run -- that is, initialize the DRAM in lowlevel_init().
|
||||
|
||||
* get rid of CONFIG_MANUAL_RELOC
|
||||
|
||||
* centralize/share more CPU code of MIPS32, MIPS64 and XBurst
|
||||
|
||||
* support Qemu Malta
|
||||
|
|
|
|||
|
|
@ -130,7 +130,7 @@ static int pcnet_recv (struct eth_device *dev);
|
|||
static void pcnet_halt (struct eth_device *dev);
|
||||
static int pcnet_probe (struct eth_device *dev, bd_t * bis, int dev_num);
|
||||
|
||||
#define PCI_TO_MEM(d,a) pci_phys_to_mem((pci_dev_t)d->priv, (u_long)(a))
|
||||
#define PCI_TO_MEM(d, a) pci_virt_to_mem((pci_dev_t)d->priv, (a))
|
||||
#define PCI_TO_MEM_LE(d,a) (u32)(cpu_to_le32(PCI_TO_MEM(d,a)))
|
||||
|
||||
static struct pci_device_id supported[] = {
|
||||
|
|
|
|||
|
|
@ -12,6 +12,7 @@ LIB := $(obj)libpci.o
|
|||
COBJS-$(CONFIG_FSL_PCI_INIT) += fsl_pci_init.o
|
||||
COBJS-$(CONFIG_PCI) += pci.o pci_auto.o
|
||||
COBJS-$(CONFIG_PCI_INDIRECT_BRIDGE) += pci_indirect.o
|
||||
COBJS-$(CONFIG_PCI_GT64120) += pci_gt64120.o
|
||||
COBJS-$(CONFIG_FTPCI100) += pci_ftpci100.o
|
||||
COBJS-$(CONFIG_IXP_PCI) += pci_ixp.o
|
||||
COBJS-$(CONFIG_SH4_PCI) += pci_sh4.o
|
||||
|
|
|
|||
|
|
@ -0,0 +1,178 @@
|
|||
/*
|
||||
* Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
|
||||
*
|
||||
* Based on the Linux implementation.
|
||||
* Copyright (C) 1999, 2000, 2004 MIPS Technologies, Inc.
|
||||
* Authors: Carsten Langgaard <carstenl@mips.com>
|
||||
* Maciej W. Rozycki <macro@mips.com>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms of the GNU General Public License version 2 as published
|
||||
* by the Free Software Foundation.
|
||||
*/
|
||||
|
||||
#include <common.h>
|
||||
#include <gt64120.h>
|
||||
#include <pci.h>
|
||||
#include <pci_gt64120.h>
|
||||
|
||||
#include <asm/io.h>
|
||||
|
||||
#define PCI_ACCESS_READ 0
|
||||
#define PCI_ACCESS_WRITE 1
|
||||
|
||||
struct gt64120_regs {
|
||||
u8 unused_000[0xc18];
|
||||
u32 intrcause;
|
||||
u8 unused_c1c[0x0dc];
|
||||
u32 pci0_cfgaddr;
|
||||
u32 pci0_cfgdata;
|
||||
};
|
||||
|
||||
struct gt64120_pci_controller {
|
||||
struct pci_controller hose;
|
||||
struct gt64120_regs *regs;
|
||||
};
|
||||
|
||||
static inline struct gt64120_pci_controller *
|
||||
hose_to_gt64120(struct pci_controller *hose)
|
||||
{
|
||||
return container_of(hose, struct gt64120_pci_controller, hose);
|
||||
}
|
||||
|
||||
#define GT_INTRCAUSE_ABORT_BITS \
|
||||
(GT_INTRCAUSE_MASABORT0_BIT | GT_INTRCAUSE_TARABORT0_BIT)
|
||||
|
||||
static int gt_config_access(struct gt64120_pci_controller *gt,
|
||||
unsigned char access_type, pci_dev_t bdf,
|
||||
int where, u32 *data)
|
||||
{
|
||||
unsigned int bus = PCI_BUS(bdf);
|
||||
unsigned int dev = PCI_DEV(bdf);
|
||||
unsigned int devfn = PCI_DEV(bdf) << 3 | PCI_FUNC(bdf);
|
||||
u32 intr;
|
||||
u32 addr;
|
||||
u32 val;
|
||||
|
||||
if (bus == 0 && dev >= 31) {
|
||||
/* Because of a bug in the galileo (for slot 31). */
|
||||
return -1;
|
||||
}
|
||||
|
||||
if (access_type == PCI_ACCESS_WRITE)
|
||||
debug("PCI WR %02x:%02x.%x reg:%02d data:%08x\n",
|
||||
PCI_BUS(bdf), PCI_DEV(bdf), PCI_FUNC(bdf), where, *data);
|
||||
|
||||
/* Clear cause register bits */
|
||||
writel(~GT_INTRCAUSE_ABORT_BITS, >->regs->intrcause);
|
||||
|
||||
addr = GT_PCI0_CFGADDR_CONFIGEN_BIT;
|
||||
addr |= bus << GT_PCI0_CFGADDR_BUSNUM_SHF;
|
||||
addr |= devfn << GT_PCI0_CFGADDR_FUNCTNUM_SHF;
|
||||
addr |= (where / 4) << GT_PCI0_CFGADDR_REGNUM_SHF;
|
||||
|
||||
/* Setup address */
|
||||
writel(addr, >->regs->pci0_cfgaddr);
|
||||
|
||||
if (access_type == PCI_ACCESS_WRITE) {
|
||||
if (bus == 0 && dev == 0) {
|
||||
/*
|
||||
* The Galileo system controller is acting
|
||||
* differently than other devices.
|
||||
*/
|
||||
val = *data;
|
||||
} else {
|
||||
val = cpu_to_le32(*data);
|
||||
}
|
||||
|
||||
writel(val, >->regs->pci0_cfgdata);
|
||||
} else {
|
||||
val = readl(>->regs->pci0_cfgdata);
|
||||
|
||||
if (bus == 0 && dev == 0) {
|
||||
/*
|
||||
* The Galileo system controller is acting
|
||||
* differently than other devices.
|
||||
*/
|
||||
*data = val;
|
||||
} else {
|
||||
*data = le32_to_cpu(val);
|
||||
}
|
||||
}
|
||||
|
||||
/* Check for master or target abort */
|
||||
intr = readl(>->regs->intrcause);
|
||||
if (intr & GT_INTRCAUSE_ABORT_BITS) {
|
||||
/* Error occurred, clear abort bits */
|
||||
writel(~GT_INTRCAUSE_ABORT_BITS, >->regs->intrcause);
|
||||
return -1;
|
||||
}
|
||||
|
||||
if (access_type == PCI_ACCESS_READ)
|
||||
debug("PCI RD %02x:%02x.%x reg:%02d data:%08x\n",
|
||||
PCI_BUS(bdf), PCI_DEV(bdf), PCI_FUNC(bdf), where, *data);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int gt_read_config_dword(struct pci_controller *hose, pci_dev_t dev,
|
||||
int where, u32 *value)
|
||||
{
|
||||
struct gt64120_pci_controller *gt = hose_to_gt64120(hose);
|
||||
|
||||
*value = 0xffffffff;
|
||||
return gt_config_access(gt, PCI_ACCESS_READ, dev, where, value);
|
||||
}
|
||||
|
||||
static int gt_write_config_dword(struct pci_controller *hose, pci_dev_t dev,
|
||||
int where, u32 value)
|
||||
{
|
||||
struct gt64120_pci_controller *gt = hose_to_gt64120(hose);
|
||||
u32 data = value;
|
||||
|
||||
return gt_config_access(gt, PCI_ACCESS_WRITE, dev, where, &data);
|
||||
}
|
||||
|
||||
void gt64120_pci_init(void *regs, unsigned long sys_bus, unsigned long sys_phys,
|
||||
unsigned long sys_size, unsigned long mem_bus,
|
||||
unsigned long mem_phys, unsigned long mem_size,
|
||||
unsigned long io_bus, unsigned long io_phys,
|
||||
unsigned long io_size)
|
||||
{
|
||||
static struct gt64120_pci_controller global_gt;
|
||||
struct gt64120_pci_controller *gt;
|
||||
struct pci_controller *hose;
|
||||
|
||||
gt = &global_gt;
|
||||
gt->regs = regs;
|
||||
|
||||
hose = >->hose;
|
||||
|
||||
hose->first_busno = 0;
|
||||
hose->last_busno = 0;
|
||||
|
||||
/* System memory space */
|
||||
pci_set_region(&hose->regions[0], sys_bus, sys_phys, sys_size,
|
||||
PCI_REGION_MEM | PCI_REGION_SYS_MEMORY);
|
||||
|
||||
/* PCI memory space */
|
||||
pci_set_region(&hose->regions[1], mem_bus, mem_phys, mem_size,
|
||||
PCI_REGION_MEM);
|
||||
|
||||
/* PCI I/O space */
|
||||
pci_set_region(&hose->regions[2], io_bus, io_phys, io_size,
|
||||
PCI_REGION_IO);
|
||||
|
||||
hose->region_count = 3;
|
||||
|
||||
pci_set_ops(hose,
|
||||
pci_hose_read_config_byte_via_dword,
|
||||
pci_hose_read_config_word_via_dword,
|
||||
gt_read_config_dword,
|
||||
pci_hose_write_config_byte_via_dword,
|
||||
pci_hose_write_config_word_via_dword,
|
||||
gt_write_config_dword);
|
||||
|
||||
pci_register_hose(hose);
|
||||
hose->last_busno = pci_hose_scan(hose);
|
||||
}
|
||||
|
|
@ -0,0 +1,116 @@
|
|||
/*
|
||||
* Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms of the GNU General Public License version 2 as published
|
||||
* by the Free Software Foundation.
|
||||
*/
|
||||
|
||||
#ifndef _QEMU_MALTA_CONFIG_H
|
||||
#define _QEMU_MALTA_CONFIG_H
|
||||
|
||||
#include <asm/addrspace.h>
|
||||
#include <asm/malta.h>
|
||||
|
||||
/*
|
||||
* System configuration
|
||||
*/
|
||||
#define CONFIG_QEMU_MALTA
|
||||
|
||||
#define CONFIG_PCI
|
||||
#define CONFIG_PCI_GT64120
|
||||
#define CONFIG_PCI_PNP
|
||||
#define CONFIG_PCNET
|
||||
|
||||
/*
|
||||
* CPU Configuration
|
||||
*/
|
||||
#define CONFIG_SYS_MHZ 250 /* arbitrary value */
|
||||
#define CONFIG_SYS_MIPS_TIMER_FREQ (CONFIG_SYS_MHZ * 1000000)
|
||||
#define CONFIG_SYS_HZ 1000
|
||||
|
||||
#define CONFIG_SYS_DCACHE_SIZE 16384 /* arbitrary value */
|
||||
#define CONFIG_SYS_ICACHE_SIZE 16384 /* arbitrary value */
|
||||
#define CONFIG_SYS_CACHELINE_SIZE 32 /* arbitrary value */
|
||||
|
||||
#define CONFIG_SWAP_IO_SPACE
|
||||
|
||||
/*
|
||||
* Memory map
|
||||
*/
|
||||
#define CONFIG_SYS_TEXT_BASE 0xbfc00000 /* Rom version */
|
||||
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
|
||||
|
||||
#define CONFIG_SYS_SDRAM_BASE 0x80000000 /* Cached addr */
|
||||
#define CONFIG_SYS_MEM_SIZE (256 * 1024 * 1024)
|
||||
|
||||
#define CONFIG_SYS_INIT_SP_OFFSET 0x400000
|
||||
|
||||
#define CONFIG_SYS_LOAD_ADDR 0x81000000
|
||||
#define CONFIG_SYS_MEMTEST_START 0x80100000
|
||||
#define CONFIG_SYS_MEMTEST_END 0x80800000
|
||||
|
||||
#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
|
||||
#define CONFIG_SYS_BOOTPARAMS_LEN (128 * 1024)
|
||||
|
||||
/*
|
||||
* Console configuration
|
||||
*/
|
||||
#if defined(CONFIG_SYS_LITTLE_ENDIAN)
|
||||
#define CONFIG_SYS_PROMPT "qemu-maltael # "
|
||||
#else
|
||||
#define CONFIG_SYS_PROMPT "qemu-malta # "
|
||||
#endif
|
||||
|
||||
#define CONFIG_SYS_CBSIZE 256
|
||||
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
|
||||
sizeof(CONFIG_SYS_PROMPT) + 16)
|
||||
#define CONFIG_SYS_MAXARGS 16
|
||||
|
||||
#define CONFIG_AUTO_COMPLETE
|
||||
#define CONFIG_CMDLINE_EDITING
|
||||
|
||||
/*
|
||||
* Serial driver
|
||||
*/
|
||||
#define CONFIG_BAUDRATE 115200
|
||||
|
||||
#define CONFIG_SYS_NS16550
|
||||
#define CONFIG_SYS_NS16550_SERIAL
|
||||
#define CONFIG_SYS_NS16550_REG_SIZE 1
|
||||
#define CONFIG_SYS_NS16550_CLK 115200
|
||||
#define CONFIG_SYS_NS16550_COM1 CKSEG1ADDR(MALTA_UART_BASE)
|
||||
#define CONFIG_CONS_INDEX 1
|
||||
|
||||
/*
|
||||
* Environment
|
||||
*/
|
||||
#define CONFIG_ENV_IS_NOWHERE
|
||||
#define CONFIG_ENV_SIZE 0x10000
|
||||
|
||||
/*
|
||||
* Flash configuration
|
||||
*/
|
||||
#define CONFIG_SYS_FLASH_BASE (KSEG1 | MALTA_FLASH_BASE)
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 128
|
||||
#define CONFIG_SYS_FLASH_CFI
|
||||
#define CONFIG_FLASH_CFI_DRIVER
|
||||
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
|
||||
|
||||
/*
|
||||
* Commands
|
||||
*/
|
||||
#include <config_cmd_default.h>
|
||||
|
||||
#undef CONFIG_CMD_FPGA
|
||||
#undef CONFIG_CMD_LOADB
|
||||
#undef CONFIG_CMD_LOADS
|
||||
#undef CONFIG_CMD_NFS
|
||||
|
||||
#define CONFIG_CMD_PCI
|
||||
#define CONFIG_CMD_PING
|
||||
|
||||
#define CONFIG_SYS_LONGHELP /* verbose help, undef to save memory */
|
||||
|
||||
#endif /* _QEMU_MALTA_CONFIG_H */
|
||||
|
|
@ -0,0 +1,550 @@
|
|||
/*
|
||||
* Copyright (C) 2000, 2004, 2005 MIPS Technologies, Inc.
|
||||
* All rights reserved.
|
||||
* Authors: Carsten Langgaard <carstenl@mips.com>
|
||||
* Maciej W. Rozycki <macro@mips.com>
|
||||
* Copyright (C) 2005 Ralf Baechle (ralf@linux-mips.org)
|
||||
*
|
||||
* This program is free software; you can distribute it and/or modify it
|
||||
* under the terms of the GNU General Public License (Version 2) as
|
||||
* published by the Free Software Foundation.
|
||||
*
|
||||
* This program is distributed in the hope it will be useful, but WITHOUT
|
||||
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||||
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
||||
* for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License along
|
||||
* with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
* 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
|
||||
*/
|
||||
#ifndef _ASM_GT64120_H
|
||||
#define _ASM_GT64120_H
|
||||
|
||||
#define MSK(n) ((1 << (n)) - 1)
|
||||
|
||||
/*
|
||||
* Register offset addresses
|
||||
*/
|
||||
/* CPU Configuration. */
|
||||
#define GT_CPU_OFS 0x000
|
||||
|
||||
#define GT_MULTI_OFS 0x120
|
||||
|
||||
/* CPU Address Decode. */
|
||||
#define GT_SCS10LD_OFS 0x008
|
||||
#define GT_SCS10HD_OFS 0x010
|
||||
#define GT_SCS32LD_OFS 0x018
|
||||
#define GT_SCS32HD_OFS 0x020
|
||||
#define GT_CS20LD_OFS 0x028
|
||||
#define GT_CS20HD_OFS 0x030
|
||||
#define GT_CS3BOOTLD_OFS 0x038
|
||||
#define GT_CS3BOOTHD_OFS 0x040
|
||||
#define GT_PCI0IOLD_OFS 0x048
|
||||
#define GT_PCI0IOHD_OFS 0x050
|
||||
#define GT_PCI0M0LD_OFS 0x058
|
||||
#define GT_PCI0M0HD_OFS 0x060
|
||||
#define GT_ISD_OFS 0x068
|
||||
|
||||
#define GT_PCI0M1LD_OFS 0x080
|
||||
#define GT_PCI0M1HD_OFS 0x088
|
||||
#define GT_PCI1IOLD_OFS 0x090
|
||||
#define GT_PCI1IOHD_OFS 0x098
|
||||
#define GT_PCI1M0LD_OFS 0x0a0
|
||||
#define GT_PCI1M0HD_OFS 0x0a8
|
||||
#define GT_PCI1M1LD_OFS 0x0b0
|
||||
#define GT_PCI1M1HD_OFS 0x0b8
|
||||
#define GT_PCI1M1LD_OFS 0x0b0
|
||||
#define GT_PCI1M1HD_OFS 0x0b8
|
||||
|
||||
#define GT_SCS10AR_OFS 0x0d0
|
||||
#define GT_SCS32AR_OFS 0x0d8
|
||||
#define GT_CS20R_OFS 0x0e0
|
||||
#define GT_CS3BOOTR_OFS 0x0e8
|
||||
|
||||
#define GT_PCI0IOREMAP_OFS 0x0f0
|
||||
#define GT_PCI0M0REMAP_OFS 0x0f8
|
||||
#define GT_PCI0M1REMAP_OFS 0x100
|
||||
#define GT_PCI1IOREMAP_OFS 0x108
|
||||
#define GT_PCI1M0REMAP_OFS 0x110
|
||||
#define GT_PCI1M1REMAP_OFS 0x118
|
||||
|
||||
/* CPU Error Report. */
|
||||
#define GT_CPUERR_ADDRLO_OFS 0x070
|
||||
#define GT_CPUERR_ADDRHI_OFS 0x078
|
||||
|
||||
#define GT_CPUERR_DATALO_OFS 0x128 /* GT-64120A only */
|
||||
#define GT_CPUERR_DATAHI_OFS 0x130 /* GT-64120A only */
|
||||
#define GT_CPUERR_PARITY_OFS 0x138 /* GT-64120A only */
|
||||
|
||||
/* CPU Sync Barrier. */
|
||||
#define GT_PCI0SYNC_OFS 0x0c0
|
||||
#define GT_PCI1SYNC_OFS 0x0c8
|
||||
|
||||
/* SDRAM and Device Address Decode. */
|
||||
#define GT_SCS0LD_OFS 0x400
|
||||
#define GT_SCS0HD_OFS 0x404
|
||||
#define GT_SCS1LD_OFS 0x408
|
||||
#define GT_SCS1HD_OFS 0x40c
|
||||
#define GT_SCS2LD_OFS 0x410
|
||||
#define GT_SCS2HD_OFS 0x414
|
||||
#define GT_SCS3LD_OFS 0x418
|
||||
#define GT_SCS3HD_OFS 0x41c
|
||||
#define GT_CS0LD_OFS 0x420
|
||||
#define GT_CS0HD_OFS 0x424
|
||||
#define GT_CS1LD_OFS 0x428
|
||||
#define GT_CS1HD_OFS 0x42c
|
||||
#define GT_CS2LD_OFS 0x430
|
||||
#define GT_CS2HD_OFS 0x434
|
||||
#define GT_CS3LD_OFS 0x438
|
||||
#define GT_CS3HD_OFS 0x43c
|
||||
#define GT_BOOTLD_OFS 0x440
|
||||
#define GT_BOOTHD_OFS 0x444
|
||||
|
||||
#define GT_ADERR_OFS 0x470
|
||||
|
||||
/* SDRAM Configuration. */
|
||||
#define GT_SDRAM_CFG_OFS 0x448
|
||||
|
||||
#define GT_SDRAM_OPMODE_OFS 0x474
|
||||
#define GT_SDRAM_BM_OFS 0x478
|
||||
#define GT_SDRAM_ADDRDECODE_OFS 0x47c
|
||||
|
||||
/* SDRAM Parameters. */
|
||||
#define GT_SDRAM_B0_OFS 0x44c
|
||||
#define GT_SDRAM_B1_OFS 0x450
|
||||
#define GT_SDRAM_B2_OFS 0x454
|
||||
#define GT_SDRAM_B3_OFS 0x458
|
||||
|
||||
/* Device Parameters. */
|
||||
#define GT_DEV_B0_OFS 0x45c
|
||||
#define GT_DEV_B1_OFS 0x460
|
||||
#define GT_DEV_B2_OFS 0x464
|
||||
#define GT_DEV_B3_OFS 0x468
|
||||
#define GT_DEV_BOOT_OFS 0x46c
|
||||
|
||||
/* ECC. */
|
||||
#define GT_ECC_ERRDATALO 0x480 /* GT-64120A only */
|
||||
#define GT_ECC_ERRDATAHI 0x484 /* GT-64120A only */
|
||||
#define GT_ECC_MEM 0x488 /* GT-64120A only */
|
||||
#define GT_ECC_CALC 0x48c /* GT-64120A only */
|
||||
#define GT_ECC_ERRADDR 0x490 /* GT-64120A only */
|
||||
|
||||
/* DMA Record. */
|
||||
#define GT_DMA0_CNT_OFS 0x800
|
||||
#define GT_DMA1_CNT_OFS 0x804
|
||||
#define GT_DMA2_CNT_OFS 0x808
|
||||
#define GT_DMA3_CNT_OFS 0x80c
|
||||
#define GT_DMA0_SA_OFS 0x810
|
||||
#define GT_DMA1_SA_OFS 0x814
|
||||
#define GT_DMA2_SA_OFS 0x818
|
||||
#define GT_DMA3_SA_OFS 0x81c
|
||||
#define GT_DMA0_DA_OFS 0x820
|
||||
#define GT_DMA1_DA_OFS 0x824
|
||||
#define GT_DMA2_DA_OFS 0x828
|
||||
#define GT_DMA3_DA_OFS 0x82c
|
||||
#define GT_DMA0_NEXT_OFS 0x830
|
||||
#define GT_DMA1_NEXT_OFS 0x834
|
||||
#define GT_DMA2_NEXT_OFS 0x838
|
||||
#define GT_DMA3_NEXT_OFS 0x83c
|
||||
|
||||
#define GT_DMA0_CUR_OFS 0x870
|
||||
#define GT_DMA1_CUR_OFS 0x874
|
||||
#define GT_DMA2_CUR_OFS 0x878
|
||||
#define GT_DMA3_CUR_OFS 0x87c
|
||||
|
||||
/* DMA Channel Control. */
|
||||
#define GT_DMA0_CTRL_OFS 0x840
|
||||
#define GT_DMA1_CTRL_OFS 0x844
|
||||
#define GT_DMA2_CTRL_OFS 0x848
|
||||
#define GT_DMA3_CTRL_OFS 0x84c
|
||||
|
||||
/* DMA Arbiter. */
|
||||
#define GT_DMA_ARB_OFS 0x860
|
||||
|
||||
/* Timer/Counter. */
|
||||
#define GT_TC0_OFS 0x850
|
||||
#define GT_TC1_OFS 0x854
|
||||
#define GT_TC2_OFS 0x858
|
||||
#define GT_TC3_OFS 0x85c
|
||||
|
||||
#define GT_TC_CONTROL_OFS 0x864
|
||||
|
||||
/* PCI Internal. */
|
||||
#define GT_PCI0_CMD_OFS 0xc00
|
||||
#define GT_PCI0_TOR_OFS 0xc04
|
||||
#define GT_PCI0_BS_SCS10_OFS 0xc08
|
||||
#define GT_PCI0_BS_SCS32_OFS 0xc0c
|
||||
#define GT_PCI0_BS_CS20_OFS 0xc10
|
||||
#define GT_PCI0_BS_CS3BT_OFS 0xc14
|
||||
|
||||
#define GT_PCI1_IACK_OFS 0xc30
|
||||
#define GT_PCI0_IACK_OFS 0xc34
|
||||
|
||||
#define GT_PCI0_BARE_OFS 0xc3c
|
||||
#define GT_PCI0_PREFMBR_OFS 0xc40
|
||||
|
||||
#define GT_PCI0_SCS10_BAR_OFS 0xc48
|
||||
#define GT_PCI0_SCS32_BAR_OFS 0xc4c
|
||||
#define GT_PCI0_CS20_BAR_OFS 0xc50
|
||||
#define GT_PCI0_CS3BT_BAR_OFS 0xc54
|
||||
#define GT_PCI0_SSCS10_BAR_OFS 0xc58
|
||||
#define GT_PCI0_SSCS32_BAR_OFS 0xc5c
|
||||
|
||||
#define GT_PCI0_SCS3BT_BAR_OFS 0xc64
|
||||
|
||||
#define GT_PCI1_CMD_OFS 0xc80
|
||||
#define GT_PCI1_TOR_OFS 0xc84
|
||||
#define GT_PCI1_BS_SCS10_OFS 0xc88
|
||||
#define GT_PCI1_BS_SCS32_OFS 0xc8c
|
||||
#define GT_PCI1_BS_CS20_OFS 0xc90
|
||||
#define GT_PCI1_BS_CS3BT_OFS 0xc94
|
||||
|
||||
#define GT_PCI1_BARE_OFS 0xcbc
|
||||
#define GT_PCI1_PREFMBR_OFS 0xcc0
|
||||
|
||||
#define GT_PCI1_SCS10_BAR_OFS 0xcc8
|
||||
#define GT_PCI1_SCS32_BAR_OFS 0xccc
|
||||
#define GT_PCI1_CS20_BAR_OFS 0xcd0
|
||||
#define GT_PCI1_CS3BT_BAR_OFS 0xcd4
|
||||
#define GT_PCI1_SSCS10_BAR_OFS 0xcd8
|
||||
#define GT_PCI1_SSCS32_BAR_OFS 0xcdc
|
||||
|
||||
#define GT_PCI1_SCS3BT_BAR_OFS 0xce4
|
||||
|
||||
#define GT_PCI1_CFGADDR_OFS 0xcf0
|
||||
#define GT_PCI1_CFGDATA_OFS 0xcf4
|
||||
#define GT_PCI0_CFGADDR_OFS 0xcf8
|
||||
#define GT_PCI0_CFGDATA_OFS 0xcfc
|
||||
|
||||
/* Interrupts. */
|
||||
#define GT_INTRCAUSE_OFS 0xc18
|
||||
#define GT_INTRMASK_OFS 0xc1c
|
||||
|
||||
#define GT_PCI0_ICMASK_OFS 0xc24
|
||||
#define GT_PCI0_SERR0MASK_OFS 0xc28
|
||||
|
||||
#define GT_CPU_INTSEL_OFS 0xc70
|
||||
#define GT_PCI0_INTSEL_OFS 0xc74
|
||||
|
||||
#define GT_HINTRCAUSE_OFS 0xc98
|
||||
#define GT_HINTRMASK_OFS 0xc9c
|
||||
|
||||
#define GT_PCI0_HICMASK_OFS 0xca4
|
||||
#define GT_PCI1_SERR1MASK_OFS 0xca8
|
||||
|
||||
|
||||
/*
|
||||
* I2O Support Registers
|
||||
*/
|
||||
#define INBOUND_MESSAGE_REGISTER0_PCI_SIDE 0x010
|
||||
#define INBOUND_MESSAGE_REGISTER1_PCI_SIDE 0x014
|
||||
#define OUTBOUND_MESSAGE_REGISTER0_PCI_SIDE 0x018
|
||||
#define OUTBOUND_MESSAGE_REGISTER1_PCI_SIDE 0x01c
|
||||
#define INBOUND_DOORBELL_REGISTER_PCI_SIDE 0x020
|
||||
#define INBOUND_INTERRUPT_CAUSE_REGISTER_PCI_SIDE 0x024
|
||||
#define INBOUND_INTERRUPT_MASK_REGISTER_PCI_SIDE 0x028
|
||||
#define OUTBOUND_DOORBELL_REGISTER_PCI_SIDE 0x02c
|
||||
#define OUTBOUND_INTERRUPT_CAUSE_REGISTER_PCI_SIDE 0x030
|
||||
#define OUTBOUND_INTERRUPT_MASK_REGISTER_PCI_SIDE 0x034
|
||||
#define INBOUND_QUEUE_PORT_VIRTUAL_REGISTER_PCI_SIDE 0x040
|
||||
#define OUTBOUND_QUEUE_PORT_VIRTUAL_REGISTER_PCI_SIDE 0x044
|
||||
#define QUEUE_CONTROL_REGISTER_PCI_SIDE 0x050
|
||||
#define QUEUE_BASE_ADDRESS_REGISTER_PCI_SIDE 0x054
|
||||
#define INBOUND_FREE_HEAD_POINTER_REGISTER_PCI_SIDE 0x060
|
||||
#define INBOUND_FREE_TAIL_POINTER_REGISTER_PCI_SIDE 0x064
|
||||
#define INBOUND_POST_HEAD_POINTER_REGISTER_PCI_SIDE 0x068
|
||||
#define INBOUND_POST_TAIL_POINTER_REGISTER_PCI_SIDE 0x06c
|
||||
#define OUTBOUND_FREE_HEAD_POINTER_REGISTER_PCI_SIDE 0x070
|
||||
#define OUTBOUND_FREE_TAIL_POINTER_REGISTER_PCI_SIDE 0x074
|
||||
#define OUTBOUND_POST_HEAD_POINTER_REGISTER_PCI_SIDE 0x078
|
||||
#define OUTBOUND_POST_TAIL_POINTER_REGISTER_PCI_SIDE 0x07c
|
||||
|
||||
#define INBOUND_MESSAGE_REGISTER0_CPU_SIDE 0x1c10
|
||||
#define INBOUND_MESSAGE_REGISTER1_CPU_SIDE 0x1c14
|
||||
#define OUTBOUND_MESSAGE_REGISTER0_CPU_SIDE 0x1c18
|
||||
#define OUTBOUND_MESSAGE_REGISTER1_CPU_SIDE 0x1c1c
|
||||
#define INBOUND_DOORBELL_REGISTER_CPU_SIDE 0x1c20
|
||||
#define INBOUND_INTERRUPT_CAUSE_REGISTER_CPU_SIDE 0x1c24
|
||||
#define INBOUND_INTERRUPT_MASK_REGISTER_CPU_SIDE 0x1c28
|
||||
#define OUTBOUND_DOORBELL_REGISTER_CPU_SIDE 0x1c2c
|
||||
#define OUTBOUND_INTERRUPT_CAUSE_REGISTER_CPU_SIDE 0x1c30
|
||||
#define OUTBOUND_INTERRUPT_MASK_REGISTER_CPU_SIDE 0x1c34
|
||||
#define INBOUND_QUEUE_PORT_VIRTUAL_REGISTER_CPU_SIDE 0x1c40
|
||||
#define OUTBOUND_QUEUE_PORT_VIRTUAL_REGISTER_CPU_SIDE 0x1c44
|
||||
#define QUEUE_CONTROL_REGISTER_CPU_SIDE 0x1c50
|
||||
#define QUEUE_BASE_ADDRESS_REGISTER_CPU_SIDE 0x1c54
|
||||
#define INBOUND_FREE_HEAD_POINTER_REGISTER_CPU_SIDE 0x1c60
|
||||
#define INBOUND_FREE_TAIL_POINTER_REGISTER_CPU_SIDE 0x1c64
|
||||
#define INBOUND_POST_HEAD_POINTER_REGISTER_CPU_SIDE 0x1c68
|
||||
#define INBOUND_POST_TAIL_POINTER_REGISTER_CPU_SIDE 0x1c6c
|
||||
#define OUTBOUND_FREE_HEAD_POINTER_REGISTER_CPU_SIDE 0x1c70
|
||||
#define OUTBOUND_FREE_TAIL_POINTER_REGISTER_CPU_SIDE 0x1c74
|
||||
#define OUTBOUND_POST_HEAD_POINTER_REGISTER_CPU_SIDE 0x1c78
|
||||
#define OUTBOUND_POST_TAIL_POINTER_REGISTER_CPU_SIDE 0x1c7c
|
||||
|
||||
/*
|
||||
* Register encodings
|
||||
*/
|
||||
#define GT_CPU_ENDIAN_SHF 12
|
||||
#define GT_CPU_ENDIAN_MSK (MSK(1) << GT_CPU_ENDIAN_SHF)
|
||||
#define GT_CPU_ENDIAN_BIT GT_CPU_ENDIAN_MSK
|
||||
#define GT_CPU_WR_SHF 16
|
||||
#define GT_CPU_WR_MSK (MSK(1) << GT_CPU_WR_SHF)
|
||||
#define GT_CPU_WR_BIT GT_CPU_WR_MSK
|
||||
#define GT_CPU_WR_DXDXDXDX 0
|
||||
#define GT_CPU_WR_DDDD 1
|
||||
|
||||
|
||||
#define GT_PCI_DCRM_SHF 21
|
||||
#define GT_PCI_LD_SHF 0
|
||||
#define GT_PCI_LD_MSK (MSK(15) << GT_PCI_LD_SHF)
|
||||
#define GT_PCI_HD_SHF 0
|
||||
#define GT_PCI_HD_MSK (MSK(7) << GT_PCI_HD_SHF)
|
||||
#define GT_PCI_REMAP_SHF 0
|
||||
#define GT_PCI_REMAP_MSK (MSK(11) << GT_PCI_REMAP_SHF)
|
||||
|
||||
|
||||
#define GT_CFGADDR_CFGEN_SHF 31
|
||||
#define GT_CFGADDR_CFGEN_MSK (MSK(1) << GT_CFGADDR_CFGEN_SHF)
|
||||
#define GT_CFGADDR_CFGEN_BIT GT_CFGADDR_CFGEN_MSK
|
||||
|
||||
#define GT_CFGADDR_BUSNUM_SHF 16
|
||||
#define GT_CFGADDR_BUSNUM_MSK (MSK(8) << GT_CFGADDR_BUSNUM_SHF)
|
||||
|
||||
#define GT_CFGADDR_DEVNUM_SHF 11
|
||||
#define GT_CFGADDR_DEVNUM_MSK (MSK(5) << GT_CFGADDR_DEVNUM_SHF)
|
||||
|
||||
#define GT_CFGADDR_FUNCNUM_SHF 8
|
||||
#define GT_CFGADDR_FUNCNUM_MSK (MSK(3) << GT_CFGADDR_FUNCNUM_SHF)
|
||||
|
||||
#define GT_CFGADDR_REGNUM_SHF 2
|
||||
#define GT_CFGADDR_REGNUM_MSK (MSK(6) << GT_CFGADDR_REGNUM_SHF)
|
||||
|
||||
|
||||
#define GT_SDRAM_BM_ORDER_SHF 2
|
||||
#define GT_SDRAM_BM_ORDER_MSK (MSK(1) << GT_SDRAM_BM_ORDER_SHF)
|
||||
#define GT_SDRAM_BM_ORDER_BIT GT_SDRAM_BM_ORDER_MSK
|
||||
#define GT_SDRAM_BM_ORDER_SUB 1
|
||||
#define GT_SDRAM_BM_ORDER_LIN 0
|
||||
|
||||
#define GT_SDRAM_BM_RSVD_ALL1 0xffb
|
||||
|
||||
|
||||
#define GT_SDRAM_ADDRDECODE_ADDR_SHF 0
|
||||
#define GT_SDRAM_ADDRDECODE_ADDR_MSK (MSK(3) << GT_SDRAM_ADDRDECODE_ADDR_SHF)
|
||||
#define GT_SDRAM_ADDRDECODE_ADDR_0 0
|
||||
#define GT_SDRAM_ADDRDECODE_ADDR_1 1
|
||||
#define GT_SDRAM_ADDRDECODE_ADDR_2 2
|
||||
#define GT_SDRAM_ADDRDECODE_ADDR_3 3
|
||||
#define GT_SDRAM_ADDRDECODE_ADDR_4 4
|
||||
#define GT_SDRAM_ADDRDECODE_ADDR_5 5
|
||||
#define GT_SDRAM_ADDRDECODE_ADDR_6 6
|
||||
#define GT_SDRAM_ADDRDECODE_ADDR_7 7
|
||||
|
||||
|
||||
#define GT_SDRAM_B0_CASLAT_SHF 0
|
||||
#define GT_SDRAM_B0_CASLAT_MSK (MSK(2) << GT_SDRAM_B0__SHF)
|
||||
#define GT_SDRAM_B0_CASLAT_2 1
|
||||
#define GT_SDRAM_B0_CASLAT_3 2
|
||||
|
||||
#define GT_SDRAM_B0_FTDIS_SHF 2
|
||||
#define GT_SDRAM_B0_FTDIS_MSK (MSK(1) << GT_SDRAM_B0_FTDIS_SHF)
|
||||
#define GT_SDRAM_B0_FTDIS_BIT GT_SDRAM_B0_FTDIS_MSK
|
||||
|
||||
#define GT_SDRAM_B0_SRASPRCHG_SHF 3
|
||||
#define GT_SDRAM_B0_SRASPRCHG_MSK (MSK(1) << GT_SDRAM_B0_SRASPRCHG_SHF)
|
||||
#define GT_SDRAM_B0_SRASPRCHG_BIT GT_SDRAM_B0_SRASPRCHG_MSK
|
||||
#define GT_SDRAM_B0_SRASPRCHG_2 0
|
||||
#define GT_SDRAM_B0_SRASPRCHG_3 1
|
||||
|
||||
#define GT_SDRAM_B0_B0COMPAB_SHF 4
|
||||
#define GT_SDRAM_B0_B0COMPAB_MSK (MSK(1) << GT_SDRAM_B0_B0COMPAB_SHF)
|
||||
#define GT_SDRAM_B0_B0COMPAB_BIT GT_SDRAM_B0_B0COMPAB_MSK
|
||||
|
||||
#define GT_SDRAM_B0_64BITINT_SHF 5
|
||||
#define GT_SDRAM_B0_64BITINT_MSK (MSK(1) << GT_SDRAM_B0_64BITINT_SHF)
|
||||
#define GT_SDRAM_B0_64BITINT_BIT GT_SDRAM_B0_64BITINT_MSK
|
||||
#define GT_SDRAM_B0_64BITINT_2 0
|
||||
#define GT_SDRAM_B0_64BITINT_4 1
|
||||
|
||||
#define GT_SDRAM_B0_BW_SHF 6
|
||||
#define GT_SDRAM_B0_BW_MSK (MSK(1) << GT_SDRAM_B0_BW_SHF)
|
||||
#define GT_SDRAM_B0_BW_BIT GT_SDRAM_B0_BW_MSK
|
||||
#define GT_SDRAM_B0_BW_32 0
|
||||
#define GT_SDRAM_B0_BW_64 1
|
||||
|
||||
#define GT_SDRAM_B0_BLODD_SHF 7
|
||||
#define GT_SDRAM_B0_BLODD_MSK (MSK(1) << GT_SDRAM_B0_BLODD_SHF)
|
||||
#define GT_SDRAM_B0_BLODD_BIT GT_SDRAM_B0_BLODD_MSK
|
||||
|
||||
#define GT_SDRAM_B0_PAR_SHF 8
|
||||
#define GT_SDRAM_B0_PAR_MSK (MSK(1) << GT_SDRAM_B0_PAR_SHF)
|
||||
#define GT_SDRAM_B0_PAR_BIT GT_SDRAM_B0_PAR_MSK
|
||||
|
||||
#define GT_SDRAM_B0_BYPASS_SHF 9
|
||||
#define GT_SDRAM_B0_BYPASS_MSK (MSK(1) << GT_SDRAM_B0_BYPASS_SHF)
|
||||
#define GT_SDRAM_B0_BYPASS_BIT GT_SDRAM_B0_BYPASS_MSK
|
||||
|
||||
#define GT_SDRAM_B0_SRAS2SCAS_SHF 10
|
||||
#define GT_SDRAM_B0_SRAS2SCAS_MSK (MSK(1) << GT_SDRAM_B0_SRAS2SCAS_SHF)
|
||||
#define GT_SDRAM_B0_SRAS2SCAS_BIT GT_SDRAM_B0_SRAS2SCAS_MSK
|
||||
#define GT_SDRAM_B0_SRAS2SCAS_2 0
|
||||
#define GT_SDRAM_B0_SRAS2SCAS_3 1
|
||||
|
||||
#define GT_SDRAM_B0_SIZE_SHF 11
|
||||
#define GT_SDRAM_B0_SIZE_MSK (MSK(1) << GT_SDRAM_B0_SIZE_SHF)
|
||||
#define GT_SDRAM_B0_SIZE_BIT GT_SDRAM_B0_SIZE_MSK
|
||||
#define GT_SDRAM_B0_SIZE_16M 0
|
||||
#define GT_SDRAM_B0_SIZE_64M 1
|
||||
|
||||
#define GT_SDRAM_B0_EXTPAR_SHF 12
|
||||
#define GT_SDRAM_B0_EXTPAR_MSK (MSK(1) << GT_SDRAM_B0_EXTPAR_SHF)
|
||||
#define GT_SDRAM_B0_EXTPAR_BIT GT_SDRAM_B0_EXTPAR_MSK
|
||||
|
||||
#define GT_SDRAM_B0_BLEN_SHF 13
|
||||
#define GT_SDRAM_B0_BLEN_MSK (MSK(1) << GT_SDRAM_B0_BLEN_SHF)
|
||||
#define GT_SDRAM_B0_BLEN_BIT GT_SDRAM_B0_BLEN_MSK
|
||||
#define GT_SDRAM_B0_BLEN_8 0
|
||||
#define GT_SDRAM_B0_BLEN_4 1
|
||||
|
||||
|
||||
#define GT_SDRAM_CFG_REFINT_SHF 0
|
||||
#define GT_SDRAM_CFG_REFINT_MSK (MSK(14) << GT_SDRAM_CFG_REFINT_SHF)
|
||||
|
||||
#define GT_SDRAM_CFG_NINTERLEAVE_SHF 14
|
||||
#define GT_SDRAM_CFG_NINTERLEAVE_MSK (MSK(1) << GT_SDRAM_CFG_NINTERLEAVE_SHF)
|
||||
#define GT_SDRAM_CFG_NINTERLEAVE_BIT GT_SDRAM_CFG_NINTERLEAVE_MSK
|
||||
|
||||
#define GT_SDRAM_CFG_RMW_SHF 15
|
||||
#define GT_SDRAM_CFG_RMW_MSK (MSK(1) << GT_SDRAM_CFG_RMW_SHF)
|
||||
#define GT_SDRAM_CFG_RMW_BIT GT_SDRAM_CFG_RMW_MSK
|
||||
|
||||
#define GT_SDRAM_CFG_NONSTAGREF_SHF 16
|
||||
#define GT_SDRAM_CFG_NONSTAGREF_MSK (MSK(1) << GT_SDRAM_CFG_NONSTAGREF_SHF)
|
||||
#define GT_SDRAM_CFG_NONSTAGREF_BIT GT_SDRAM_CFG_NONSTAGREF_MSK
|
||||
|
||||
#define GT_SDRAM_CFG_DUPCNTL_SHF 19
|
||||
#define GT_SDRAM_CFG_DUPCNTL_MSK (MSK(1) << GT_SDRAM_CFG_DUPCNTL_SHF)
|
||||
#define GT_SDRAM_CFG_DUPCNTL_BIT GT_SDRAM_CFG_DUPCNTL_MSK
|
||||
|
||||
#define GT_SDRAM_CFG_DUPBA_SHF 20
|
||||
#define GT_SDRAM_CFG_DUPBA_MSK (MSK(1) << GT_SDRAM_CFG_DUPBA_SHF)
|
||||
#define GT_SDRAM_CFG_DUPBA_BIT GT_SDRAM_CFG_DUPBA_MSK
|
||||
|
||||
#define GT_SDRAM_CFG_DUPEOT0_SHF 21
|
||||
#define GT_SDRAM_CFG_DUPEOT0_MSK (MSK(1) << GT_SDRAM_CFG_DUPEOT0_SHF)
|
||||
#define GT_SDRAM_CFG_DUPEOT0_BIT GT_SDRAM_CFG_DUPEOT0_MSK
|
||||
|
||||
#define GT_SDRAM_CFG_DUPEOT1_SHF 22
|
||||
#define GT_SDRAM_CFG_DUPEOT1_MSK (MSK(1) << GT_SDRAM_CFG_DUPEOT1_SHF)
|
||||
#define GT_SDRAM_CFG_DUPEOT1_BIT GT_SDRAM_CFG_DUPEOT1_MSK
|
||||
|
||||
#define GT_SDRAM_OPMODE_OP_SHF 0
|
||||
#define GT_SDRAM_OPMODE_OP_MSK (MSK(3) << GT_SDRAM_OPMODE_OP_SHF)
|
||||
#define GT_SDRAM_OPMODE_OP_NORMAL 0
|
||||
#define GT_SDRAM_OPMODE_OP_NOP 1
|
||||
#define GT_SDRAM_OPMODE_OP_PRCHG 2
|
||||
#define GT_SDRAM_OPMODE_OP_MODE 3
|
||||
#define GT_SDRAM_OPMODE_OP_CBR 4
|
||||
|
||||
#define GT_TC_CONTROL_ENTC0_SHF 0
|
||||
#define GT_TC_CONTROL_ENTC0_MSK (MSK(1) << GT_TC_CONTROL_ENTC0_SHF)
|
||||
#define GT_TC_CONTROL_ENTC0_BIT GT_TC_CONTROL_ENTC0_MSK
|
||||
#define GT_TC_CONTROL_SELTC0_SHF 1
|
||||
#define GT_TC_CONTROL_SELTC0_MSK (MSK(1) << GT_TC_CONTROL_SELTC0_SHF)
|
||||
#define GT_TC_CONTROL_SELTC0_BIT GT_TC_CONTROL_SELTC0_MSK
|
||||
|
||||
|
||||
#define GT_PCI0_BARE_SWSCS3BOOTDIS_SHF 0
|
||||
#define GT_PCI0_BARE_SWSCS3BOOTDIS_MSK \
|
||||
(MSK(1) << GT_PCI0_BARE_SWSCS3BOOTDIS_SHF)
|
||||
#define GT_PCI0_BARE_SWSCS3BOOTDIS_BIT GT_PCI0_BARE_SWSCS3BOOTDIS_MSK
|
||||
|
||||
#define GT_PCI0_BARE_SWSCS32DIS_SHF 1
|
||||
#define GT_PCI0_BARE_SWSCS32DIS_MSK (MSK(1) << GT_PCI0_BARE_SWSCS32DIS_SHF)
|
||||
#define GT_PCI0_BARE_SWSCS32DIS_BIT GT_PCI0_BARE_SWSCS32DIS_MSK
|
||||
|
||||
#define GT_PCI0_BARE_SWSCS10DIS_SHF 2
|
||||
#define GT_PCI0_BARE_SWSCS10DIS_MSK (MSK(1) << GT_PCI0_BARE_SWSCS10DIS_SHF)
|
||||
#define GT_PCI0_BARE_SWSCS10DIS_BIT GT_PCI0_BARE_SWSCS10DIS_MSK
|
||||
|
||||
#define GT_PCI0_BARE_INTIODIS_SHF 3
|
||||
#define GT_PCI0_BARE_INTIODIS_MSK (MSK(1) << GT_PCI0_BARE_INTIODIS_SHF)
|
||||
#define GT_PCI0_BARE_INTIODIS_BIT GT_PCI0_BARE_INTIODIS_MSK
|
||||
|
||||
#define GT_PCI0_BARE_INTMEMDIS_SHF 4
|
||||
#define GT_PCI0_BARE_INTMEMDIS_MSK (MSK(1) << GT_PCI0_BARE_INTMEMDIS_SHF)
|
||||
#define GT_PCI0_BARE_INTMEMDIS_BIT GT_PCI0_BARE_INTMEMDIS_MSK
|
||||
|
||||
#define GT_PCI0_BARE_CS3BOOTDIS_SHF 5
|
||||
#define GT_PCI0_BARE_CS3BOOTDIS_MSK (MSK(1) << GT_PCI0_BARE_CS3BOOTDIS_SHF)
|
||||
#define GT_PCI0_BARE_CS3BOOTDIS_BIT GT_PCI0_BARE_CS3BOOTDIS_MSK
|
||||
|
||||
#define GT_PCI0_BARE_CS20DIS_SHF 6
|
||||
#define GT_PCI0_BARE_CS20DIS_MSK (MSK(1) << GT_PCI0_BARE_CS20DIS_SHF)
|
||||
#define GT_PCI0_BARE_CS20DIS_BIT GT_PCI0_BARE_CS20DIS_MSK
|
||||
|
||||
#define GT_PCI0_BARE_SCS32DIS_SHF 7
|
||||
#define GT_PCI0_BARE_SCS32DIS_MSK (MSK(1) << GT_PCI0_BARE_SCS32DIS_SHF)
|
||||
#define GT_PCI0_BARE_SCS32DIS_BIT GT_PCI0_BARE_SCS32DIS_MSK
|
||||
|
||||
#define GT_PCI0_BARE_SCS10DIS_SHF 8
|
||||
#define GT_PCI0_BARE_SCS10DIS_MSK (MSK(1) << GT_PCI0_BARE_SCS10DIS_SHF)
|
||||
#define GT_PCI0_BARE_SCS10DIS_BIT GT_PCI0_BARE_SCS10DIS_MSK
|
||||
|
||||
|
||||
#define GT_INTRCAUSE_MASABORT0_SHF 18
|
||||
#define GT_INTRCAUSE_MASABORT0_MSK (MSK(1) << GT_INTRCAUSE_MASABORT0_SHF)
|
||||
#define GT_INTRCAUSE_MASABORT0_BIT GT_INTRCAUSE_MASABORT0_MSK
|
||||
|
||||
#define GT_INTRCAUSE_TARABORT0_SHF 19
|
||||
#define GT_INTRCAUSE_TARABORT0_MSK (MSK(1) << GT_INTRCAUSE_TARABORT0_SHF)
|
||||
#define GT_INTRCAUSE_TARABORT0_BIT GT_INTRCAUSE_TARABORT0_MSK
|
||||
|
||||
|
||||
#define GT_PCI0_CFGADDR_REGNUM_SHF 2
|
||||
#define GT_PCI0_CFGADDR_REGNUM_MSK (MSK(6) << GT_PCI0_CFGADDR_REGNUM_SHF)
|
||||
#define GT_PCI0_CFGADDR_FUNCTNUM_SHF 8
|
||||
#define GT_PCI0_CFGADDR_FUNCTNUM_MSK (MSK(3) << GT_PCI0_CFGADDR_FUNCTNUM_SHF)
|
||||
#define GT_PCI0_CFGADDR_DEVNUM_SHF 11
|
||||
#define GT_PCI0_CFGADDR_DEVNUM_MSK (MSK(5) << GT_PCI0_CFGADDR_DEVNUM_SHF)
|
||||
#define GT_PCI0_CFGADDR_BUSNUM_SHF 16
|
||||
#define GT_PCI0_CFGADDR_BUSNUM_MSK (MSK(8) << GT_PCI0_CFGADDR_BUSNUM_SHF)
|
||||
#define GT_PCI0_CFGADDR_CONFIGEN_SHF 31
|
||||
#define GT_PCI0_CFGADDR_CONFIGEN_MSK (MSK(1) << GT_PCI0_CFGADDR_CONFIGEN_SHF)
|
||||
#define GT_PCI0_CFGADDR_CONFIGEN_BIT GT_PCI0_CFGADDR_CONFIGEN_MSK
|
||||
|
||||
#define GT_PCI0_CMD_MBYTESWAP_SHF 0
|
||||
#define GT_PCI0_CMD_MBYTESWAP_MSK (MSK(1) << GT_PCI0_CMD_MBYTESWAP_SHF)
|
||||
#define GT_PCI0_CMD_MBYTESWAP_BIT GT_PCI0_CMD_MBYTESWAP_MSK
|
||||
#define GT_PCI0_CMD_MWORDSWAP_SHF 10
|
||||
#define GT_PCI0_CMD_MWORDSWAP_MSK (MSK(1) << GT_PCI0_CMD_MWORDSWAP_SHF)
|
||||
#define GT_PCI0_CMD_MWORDSWAP_BIT GT_PCI0_CMD_MWORDSWAP_MSK
|
||||
#define GT_PCI0_CMD_SBYTESWAP_SHF 16
|
||||
#define GT_PCI0_CMD_SBYTESWAP_MSK (MSK(1) << GT_PCI0_CMD_SBYTESWAP_SHF)
|
||||
#define GT_PCI0_CMD_SBYTESWAP_BIT GT_PCI0_CMD_SBYTESWAP_MSK
|
||||
#define GT_PCI0_CMD_SWORDSWAP_SHF 11
|
||||
#define GT_PCI0_CMD_SWORDSWAP_MSK (MSK(1) << GT_PCI0_CMD_SWORDSWAP_SHF)
|
||||
#define GT_PCI0_CMD_SWORDSWAP_BIT GT_PCI0_CMD_SWORDSWAP_MSK
|
||||
|
||||
#define GT_INTR_T0EXP_SHF 8
|
||||
#define GT_INTR_T0EXP_MSK (MSK(1) << GT_INTR_T0EXP_SHF)
|
||||
#define GT_INTR_T0EXP_BIT GT_INTR_T0EXP_MSK
|
||||
#define GT_INTR_RETRYCTR0_SHF 20
|
||||
#define GT_INTR_RETRYCTR0_MSK (MSK(1) << GT_INTR_RETRYCTR0_SHF)
|
||||
#define GT_INTR_RETRYCTR0_BIT GT_INTR_RETRYCTR0_MSK
|
||||
|
||||
/*
|
||||
* Misc
|
||||
*/
|
||||
#define GT_DEF_PCI0_IO_BASE 0x10000000
|
||||
#define GT_DEF_PCI0_IO_SIZE 0x02000000
|
||||
#define GT_DEF_PCI0_MEM0_BASE 0x12000000
|
||||
#define GT_DEF_PCI0_MEM0_SIZE 0x02000000
|
||||
#define GT_DEF_BASE 0x14000000
|
||||
|
||||
#define GT_MAX_BANKSIZE (256 * 1024 * 1024) /* Max 256MB bank */
|
||||
#define GT_LATTIM_MIN 6 /* Minimum lat */
|
||||
|
||||
#endif /* _ASM_GT64120_H */
|
||||
|
|
@ -0,0 +1,19 @@
|
|||
/*
|
||||
* Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms of the GNU General Public License version 2 as published
|
||||
* by the Free Software Foundation.
|
||||
*/
|
||||
|
||||
#ifndef _PCI_GT64120_H
|
||||
#define _PCI_GT64120_H
|
||||
|
||||
void gt64120_pci_init(void *regs, unsigned long sys_bus, unsigned long sys_phys,
|
||||
unsigned long sys_size, unsigned long mem_bus,
|
||||
unsigned long mem_phys, unsigned long mem_size,
|
||||
unsigned long io_bus, unsigned long io_phys,
|
||||
unsigned long io_size);
|
||||
|
||||
|
||||
#endif /* _PCI_GT64120_H */
|
||||
Loading…
Reference in New Issue