redonkable
/
remarkable-uboot
1
0
Fork 0
Code Releases Activity

powerpc mpc85xx: Only clear TSR:WIS in watchdog_reset. 

We should only write TSR_WIS to the SPRN_TSR register in
reset_85xx_watchdog.

The old code would cause the timer interrupt to be acknowledged when the
watchdog was reset, and we would then get no more timer interrupts.
This bug would affect all mpc85xx boards that have the watchdog enabled.

Signed-off-by: Mark Marshall <Mark.Marshall@omicron.at>
Signed-off-by: Andy Fleming <afleming@freescale.com>
utp
Mark Marshall 2012-09-09 23:06:03 +00:00 committed by Andy Fleming
parent 168e5bc409
commit 320d53da60
1 changed files with 1 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
arch/powerpc/cpu/mpc85xx/cpu.c
View File

@ -270,10 +270,7 @@ reset_85xx_watchdog(void)
/*
* Clear TSR(WIS) bit by writing 1
*/
unsigned long val;
val = mfspr(SPRN_TSR);
val |= TSR_WIS;
mtspr(SPRN_TSR, val);
mtspr(SPRN_TSR, TSR_WIS);
}
#endif /* CONFIG_WATCHDOG */