x86: ivybridge: Add additional LPC init
Set up all the remaining pieces of the LPC (low-pin-count) peripheral in PCH (Peripheral Controller Hub). Signed-off-by: Simon Glass <sjg@chromium.org>utp
Simon Glass
parent
8c74a57318
commit
72cd085aae
|
|
@ -88,6 +88,12 @@ void bd82x6x_pci_bus_enable_resources(pci_dev_t dev)
|
|||
|
||||
int bd82x6x_init_pci_devices(void)
|
||||
{
|
||||
struct pci_controller *hose;
|
||||
|
||||
hose = pci_bus_to_hose(0);
|
||||
lpc_enable(PCH_LPC_DEV);
|
||||
lpc_init(hose, PCH_LPC_DEV);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
|
|
|||
|
|
@ -9,10 +9,460 @@
|
|||
#include <common.h>
|
||||
#include <errno.h>
|
||||
#include <fdtdec.h>
|
||||
#include <rtc.h>
|
||||
#include <pci.h>
|
||||
#include <asm/acpi.h>
|
||||
#include <asm/interrupt.h>
|
||||
#include <asm/io.h>
|
||||
#include <asm/ioapic.h>
|
||||
#include <asm/pci.h>
|
||||
#include <asm/arch/pch.h>
|
||||
|
||||
#define NMI_OFF 0
|
||||
|
||||
#define ENABLE_ACPI_MODE_IN_COREBOOT 0
|
||||
#define TEST_SMM_FLASH_LOCKDOWN 0
|
||||
|
||||
static int pch_enable_apic(pci_dev_t dev)
|
||||
{
|
||||
u32 reg32;
|
||||
int i;
|
||||
|
||||
/* Enable ACPI I/O and power management. Set SCI IRQ to IRQ9 */
|
||||
pci_write_config8(dev, ACPI_CNTL, 0x80);
|
||||
|
||||
writel(0, IO_APIC_INDEX);
|
||||
writel(1 << 25, IO_APIC_DATA);
|
||||
|
||||
/* affirm full set of redirection table entries ("write once") */
|
||||
writel(1, IO_APIC_INDEX);
|
||||
reg32 = readl(IO_APIC_DATA);
|
||||
writel(1, IO_APIC_INDEX);
|
||||
writel(reg32, IO_APIC_DATA);
|
||||
|
||||
writel(0, IO_APIC_INDEX);
|
||||
reg32 = readl(IO_APIC_DATA);
|
||||
debug("PCH APIC ID = %x\n", (reg32 >> 24) & 0x0f);
|
||||
if (reg32 != (1 << 25)) {
|
||||
printf("APIC Error - cannot write to registers\n");
|
||||
return -EPERM;
|
||||
}
|
||||
|
||||
debug("Dumping IOAPIC registers\n");
|
||||
for (i = 0; i < 3; i++) {
|
||||
writel(i, IO_APIC_INDEX);
|
||||
debug(" reg 0x%04x:", i);
|
||||
reg32 = readl(IO_APIC_DATA);
|
||||
debug(" 0x%08x\n", reg32);
|
||||
}
|
||||
|
||||
/* Select Boot Configuration register. */
|
||||
writel(3, IO_APIC_INDEX);
|
||||
|
||||
/* Use Processor System Bus to deliver interrupts. */
|
||||
writel(1, IO_APIC_DATA);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void pch_enable_serial_irqs(pci_dev_t dev)
|
||||
{
|
||||
u32 value;
|
||||
|
||||
/* Set packet length and toggle silent mode bit for one frame. */
|
||||
value = (1 << 7) | (1 << 6) | ((21 - 17) << 2) | (0 << 0);
|
||||
#ifdef CONFIG_SERIRQ_CONTINUOUS_MODE
|
||||
pci_write_config8(dev, SERIRQ_CNTL, value);
|
||||
#else
|
||||
pci_write_config8(dev, SERIRQ_CNTL, value | (1 << 6));
|
||||
#endif
|
||||
}
|
||||
|
||||
static int pch_pirq_init(const void *blob, int node, pci_dev_t dev)
|
||||
{
|
||||
uint8_t route[8], *ptr;
|
||||
|
||||
if (fdtdec_get_byte_array(blob, node, "intel,pirq-routing", route,
|
||||
sizeof(route)))
|
||||
return -EINVAL;
|
||||
ptr = route;
|
||||
pci_write_config8(dev, PIRQA_ROUT, *ptr++);
|
||||
pci_write_config8(dev, PIRQB_ROUT, *ptr++);
|
||||
pci_write_config8(dev, PIRQC_ROUT, *ptr++);
|
||||
pci_write_config8(dev, PIRQD_ROUT, *ptr++);
|
||||
|
||||
pci_write_config8(dev, PIRQE_ROUT, *ptr++);
|
||||
pci_write_config8(dev, PIRQF_ROUT, *ptr++);
|
||||
pci_write_config8(dev, PIRQG_ROUT, *ptr++);
|
||||
pci_write_config8(dev, PIRQH_ROUT, *ptr++);
|
||||
|
||||
/*
|
||||
* TODO(sjg@chromium.org): U-Boot does not set up the interrupts
|
||||
* here. It's unclear if it is needed
|
||||
*/
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int pch_gpi_routing(const void *blob, int node, pci_dev_t dev)
|
||||
{
|
||||
u8 route[16];
|
||||
u32 reg;
|
||||
int gpi;
|
||||
|
||||
if (fdtdec_get_byte_array(blob, node, "intel,gpi-routing", route,
|
||||
sizeof(route)))
|
||||
return -EINVAL;
|
||||
|
||||
for (reg = 0, gpi = 0; gpi < ARRAY_SIZE(route); gpi++)
|
||||
reg |= route[gpi] << (gpi * 2);
|
||||
|
||||
pci_write_config32(dev, 0xb8, reg);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int pch_power_options(const void *blob, int node, pci_dev_t dev)
|
||||
{
|
||||
u8 reg8;
|
||||
u16 reg16, pmbase;
|
||||
u32 reg32;
|
||||
const char *state;
|
||||
int pwr_on;
|
||||
int nmi_option;
|
||||
int ret;
|
||||
|
||||
/*
|
||||
* Which state do we want to goto after g3 (power restored)?
|
||||
* 0 == S0 Full On
|
||||
* 1 == S5 Soft Off
|
||||
*
|
||||
* If the option is not existent (Laptops), use Kconfig setting.
|
||||
* TODO(sjg@chromium.org): Make this configurable
|
||||
*/
|
||||
pwr_on = MAINBOARD_POWER_ON;
|
||||
|
||||
reg16 = pci_read_config16(dev, GEN_PMCON_3);
|
||||
reg16 &= 0xfffe;
|
||||
switch (pwr_on) {
|
||||
case MAINBOARD_POWER_OFF:
|
||||
reg16 |= 1;
|
||||
state = "off";
|
||||
break;
|
||||
case MAINBOARD_POWER_ON:
|
||||
reg16 &= ~1;
|
||||
state = "on";
|
||||
break;
|
||||
case MAINBOARD_POWER_KEEP:
|
||||
reg16 &= ~1;
|
||||
state = "state keep";
|
||||
break;
|
||||
default:
|
||||
state = "undefined";
|
||||
}
|
||||
|
||||
reg16 &= ~(3 << 4); /* SLP_S4# Assertion Stretch 4s */
|
||||
reg16 |= (1 << 3); /* SLP_S4# Assertion Stretch Enable */
|
||||
|
||||
reg16 &= ~(1 << 10);
|
||||
reg16 |= (1 << 11); /* SLP_S3# Min Assertion Width 50ms */
|
||||
|
||||
reg16 |= (1 << 12); /* Disable SLP stretch after SUS well */
|
||||
|
||||
pci_write_config16(dev, GEN_PMCON_3, reg16);
|
||||
debug("Set power %s after power failure.\n", state);
|
||||
|
||||
/* Set up NMI on errors. */
|
||||
reg8 = inb(0x61);
|
||||
reg8 &= 0x0f; /* Higher Nibble must be 0 */
|
||||
reg8 &= ~(1 << 3); /* IOCHK# NMI Enable */
|
||||
reg8 |= (1 << 2); /* PCI SERR# Disable for now */
|
||||
outb(reg8, 0x61);
|
||||
|
||||
reg8 = inb(0x70);
|
||||
/* TODO(sjg@chromium.org): Make this configurable */
|
||||
nmi_option = NMI_OFF;
|
||||
if (nmi_option) {
|
||||
debug("NMI sources enabled.\n");
|
||||
reg8 &= ~(1 << 7); /* Set NMI. */
|
||||
} else {
|
||||
debug("NMI sources disabled.\n");
|
||||
/* Can't mask NMI from PCI-E and NMI_NOW */
|
||||
reg8 |= (1 << 7);
|
||||
}
|
||||
outb(reg8, 0x70);
|
||||
|
||||
/* Enable CPU_SLP# and Intel Speedstep, set SMI# rate down */
|
||||
reg16 = pci_read_config16(dev, GEN_PMCON_1);
|
||||
reg16 &= ~(3 << 0); /* SMI# rate 1 minute */
|
||||
reg16 &= ~(1 << 10); /* Disable BIOS_PCI_EXP_EN for native PME */
|
||||
#if DEBUG_PERIODIC_SMIS
|
||||
/* Set DEBUG_PERIODIC_SMIS in pch.h to debug using periodic SMIs */
|
||||
reg16 |= (3 << 0); /* Periodic SMI every 8s */
|
||||
#endif
|
||||
pci_write_config16(dev, GEN_PMCON_1, reg16);
|
||||
|
||||
/* Set the board's GPI routing. */
|
||||
ret = pch_gpi_routing(blob, node, dev);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
pmbase = pci_read_config16(dev, 0x40) & 0xfffe;
|
||||
|
||||
writel(pmbase + GPE0_EN, fdtdec_get_int(blob, node,
|
||||
"intel,gpe0-enable", 0));
|
||||
writew(pmbase + ALT_GP_SMI_EN, fdtdec_get_int(blob, node,
|
||||
"intel,alt-gp-smi-enable", 0));
|
||||
|
||||
/* Set up power management block and determine sleep mode */
|
||||
reg32 = inl(pmbase + 0x04); /* PM1_CNT */
|
||||
reg32 &= ~(7 << 10); /* SLP_TYP */
|
||||
reg32 |= (1 << 0); /* SCI_EN */
|
||||
outl(reg32, pmbase + 0x04);
|
||||
|
||||
/* Clear magic status bits to prevent unexpected wake */
|
||||
setbits_le32(RCB_REG(0x3310), (1 << 4) | (1 << 5) | (1 << 0));
|
||||
clrbits_le32(RCB_REG(0x3f02), 0xf);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void pch_rtc_init(pci_dev_t dev)
|
||||
{
|
||||
int rtc_failed;
|
||||
u8 reg8;
|
||||
|
||||
reg8 = pci_read_config8(dev, GEN_PMCON_3);
|
||||
rtc_failed = reg8 & RTC_BATTERY_DEAD;
|
||||
if (rtc_failed) {
|
||||
reg8 &= ~RTC_BATTERY_DEAD;
|
||||
pci_write_config8(dev, GEN_PMCON_3, reg8);
|
||||
}
|
||||
debug("rtc_failed = 0x%x\n", rtc_failed);
|
||||
|
||||
#if CONFIG_HAVE_ACPI_RESUME
|
||||
/* Avoid clearing pending interrupts and resetting the RTC control
|
||||
* register in the resume path because the Linux kernel relies on
|
||||
* this to know if it should restart the RTC timerqueue if the wake
|
||||
* was due to the RTC alarm.
|
||||
*/
|
||||
if (acpi_get_slp_type() == 3)
|
||||
return;
|
||||
#endif
|
||||
/* TODO: Handle power failure */
|
||||
if (rtc_failed)
|
||||
printf("RTC power failed\n");
|
||||
rtc_init();
|
||||
}
|
||||
|
||||
/* CougarPoint PCH Power Management init */
|
||||
static void cpt_pm_init(pci_dev_t dev)
|
||||
{
|
||||
debug("CougarPoint PM init\n");
|
||||
pci_write_config8(dev, 0xa9, 0x47);
|
||||
setbits_le32(RCB_REG(0x2238), (1 << 6) | (1 << 0));
|
||||
|
||||
setbits_le32(RCB_REG(0x228c), 1 << 0);
|
||||
setbits_le32(RCB_REG(0x1100), (1 << 13) | (1 << 14));
|
||||
setbits_le32(RCB_REG(0x0900), 1 << 14);
|
||||
writel(0xc0388400, RCB_REG(0x2304));
|
||||
setbits_le32(RCB_REG(0x2314), (1 << 5) | (1 << 18));
|
||||
setbits_le32(RCB_REG(0x2320), (1 << 15) | (1 << 1));
|
||||
clrsetbits_le32(RCB_REG(0x3314), ~0x1f, 0xf);
|
||||
writel(0x050f0000, RCB_REG(0x3318));
|
||||
writel(0x04000000, RCB_REG(0x3324));
|
||||
setbits_le32(RCB_REG(0x3340), 0xfffff);
|
||||
setbits_le32(RCB_REG(0x3344), 1 << 1);
|
||||
|
||||
writel(0x0001c000, RCB_REG(0x3360));
|
||||
writel(0x00061100, RCB_REG(0x3368));
|
||||
writel(0x7f8fdfff, RCB_REG(0x3378));
|
||||
writel(0x000003fc, RCB_REG(0x337c));
|
||||
writel(0x00001000, RCB_REG(0x3388));
|
||||
writel(0x0001c000, RCB_REG(0x3390));
|
||||
writel(0x00000800, RCB_REG(0x33a0));
|
||||
writel(0x00001000, RCB_REG(0x33b0));
|
||||
writel(0x00093900, RCB_REG(0x33c0));
|
||||
writel(0x24653002, RCB_REG(0x33cc));
|
||||
writel(0x062108fe, RCB_REG(0x33d0));
|
||||
clrsetbits_le32(RCB_REG(0x33d4), 0x0fff0fff, 0x00670060);
|
||||
writel(0x01010000, RCB_REG(0x3a28));
|
||||
writel(0x01010404, RCB_REG(0x3a2c));
|
||||
writel(0x01041041, RCB_REG(0x3a80));
|
||||
clrsetbits_le32(RCB_REG(0x3a84), 0x0000ffff, 0x00001001);
|
||||
setbits_le32(RCB_REG(0x3a84), 1 << 24); /* SATA 2/3 disabled */
|
||||
setbits_le32(RCB_REG(0x3a88), 1 << 0); /* SATA 4/5 disabled */
|
||||
writel(0x00000001, RCB_REG(0x3a6c));
|
||||
clrsetbits_le32(RCB_REG(0x2344), ~0x00ffff00, 0xff00000c);
|
||||
clrsetbits_le32(RCB_REG(0x80c), 0xff << 20, 0x11 << 20);
|
||||
writel(0, RCB_REG(0x33c8));
|
||||
setbits_le32(RCB_REG(0x21b0), 0xf);
|
||||
}
|
||||
|
||||
/* PantherPoint PCH Power Management init */
|
||||
static void ppt_pm_init(pci_dev_t dev)
|
||||
{
|
||||
debug("PantherPoint PM init\n");
|
||||
pci_write_config8(dev, 0xa9, 0x47);
|
||||
setbits_le32(RCB_REG(0x2238), 1 << 0);
|
||||
setbits_le32(RCB_REG(0x228c), 1 << 0);
|
||||
setbits_le16(RCB_REG(0x1100), (1 << 13) | (1 << 14));
|
||||
setbits_le16(RCB_REG(0x0900), 1 << 14);
|
||||
writel(0xc03b8400, RCB_REG(0x2304));
|
||||
setbits_le32(RCB_REG(0x2314), (1 << 5) | (1 << 18));
|
||||
setbits_le32(RCB_REG(0x2320), (1 << 15) | (1 << 1));
|
||||
clrsetbits_le32(RCB_REG(0x3314), 0x1f, 0xf);
|
||||
writel(0x054f0000, RCB_REG(0x3318));
|
||||
writel(0x04000000, RCB_REG(0x3324));
|
||||
setbits_le32(RCB_REG(0x3340), 0xfffff);
|
||||
setbits_le32(RCB_REG(0x3344), (1 << 1) | (1 << 0));
|
||||
writel(0x0001c000, RCB_REG(0x3360));
|
||||
writel(0x00061100, RCB_REG(0x3368));
|
||||
writel(0x7f8fdfff, RCB_REG(0x3378));
|
||||
writel(0x000003fd, RCB_REG(0x337c));
|
||||
writel(0x00001000, RCB_REG(0x3388));
|
||||
writel(0x0001c000, RCB_REG(0x3390));
|
||||
writel(0x00000800, RCB_REG(0x33a0));
|
||||
writel(0x00001000, RCB_REG(0x33b0));
|
||||
writel(0x00093900, RCB_REG(0x33c0));
|
||||
writel(0x24653002, RCB_REG(0x33cc));
|
||||
writel(0x067388fe, RCB_REG(0x33d0));
|
||||
clrsetbits_le32(RCB_REG(0x33d4), 0x0fff0fff, 0x00670060);
|
||||
writel(0x01010000, RCB_REG(0x3a28));
|
||||
writel(0x01010404, RCB_REG(0x3a2c));
|
||||
writel(0x01040000, RCB_REG(0x3a80));
|
||||
clrsetbits_le32(RCB_REG(0x3a84), 0x0000ffff, 0x00001001);
|
||||
/* SATA 2/3 disabled */
|
||||
setbits_le32(RCB_REG(0x3a84), 1 << 24);
|
||||
/* SATA 4/5 disabled */
|
||||
setbits_le32(RCB_REG(0x3a88), 1 << 0);
|
||||
writel(0x00000001, RCB_REG(0x3a6c));
|
||||
clrsetbits_le32(RCB_REG(0x2344), 0xff0000ff, 0xff00000c);
|
||||
clrsetbits_le32(RCB_REG(0x80c), 0xff << 20, 0x11 << 20);
|
||||
setbits_le32(RCB_REG(0x33a4), (1 << 0));
|
||||
writel(0, RCB_REG(0x33c8));
|
||||
setbits_le32(RCB_REG(0x21b0), 0xf);
|
||||
}
|
||||
|
||||
static void enable_hpet(void)
|
||||
{
|
||||
/* Move HPET to default address 0xfed00000 and enable it */
|
||||
clrsetbits_le32(RCB_REG(HPTC), 3 << 0, 1 << 7);
|
||||
}
|
||||
|
||||
static void enable_clock_gating(pci_dev_t dev)
|
||||
{
|
||||
u32 reg32;
|
||||
u16 reg16;
|
||||
|
||||
setbits_le32(RCB_REG(0x2234), 0xf);
|
||||
|
||||
reg16 = pci_read_config16(dev, GEN_PMCON_1);
|
||||
reg16 |= (1 << 2) | (1 << 11);
|
||||
pci_write_config16(dev, GEN_PMCON_1, reg16);
|
||||
|
||||
pch_iobp_update(0xEB007F07, ~0UL, (1 << 31));
|
||||
pch_iobp_update(0xEB004000, ~0UL, (1 << 7));
|
||||
pch_iobp_update(0xEC007F07, ~0UL, (1 << 31));
|
||||
pch_iobp_update(0xEC004000, ~0UL, (1 << 7));
|
||||
|
||||
reg32 = readl(RCB_REG(CG));
|
||||
reg32 |= (1 << 31);
|
||||
reg32 |= (1 << 29) | (1 << 28);
|
||||
reg32 |= (1 << 27) | (1 << 26) | (1 << 25) | (1 << 24);
|
||||
reg32 |= (1 << 16);
|
||||
reg32 |= (1 << 17);
|
||||
reg32 |= (1 << 18);
|
||||
reg32 |= (1 << 22);
|
||||
reg32 |= (1 << 23);
|
||||
reg32 &= ~(1 << 20);
|
||||
reg32 |= (1 << 19);
|
||||
reg32 |= (1 << 0);
|
||||
reg32 |= (0xf << 1);
|
||||
writel(reg32, RCB_REG(CG));
|
||||
|
||||
setbits_le32(RCB_REG(0x38c0), 0x7);
|
||||
setbits_le32(RCB_REG(0x36d4), 0x6680c004);
|
||||
setbits_le32(RCB_REG(0x3564), 0x3);
|
||||
}
|
||||
|
||||
#if CONFIG_HAVE_SMI_HANDLER
|
||||
static void pch_lock_smm(pci_dev_t dev)
|
||||
{
|
||||
#if TEST_SMM_FLASH_LOCKDOWN
|
||||
u8 reg8;
|
||||
#endif
|
||||
|
||||
if (acpi_slp_type != 3) {
|
||||
#if ENABLE_ACPI_MODE_IN_COREBOOT
|
||||
debug("Enabling ACPI via APMC:\n");
|
||||
outb(0xe1, 0xb2); /* Enable ACPI mode */
|
||||
debug("done.\n");
|
||||
#else
|
||||
debug("Disabling ACPI via APMC:\n");
|
||||
outb(0x1e, 0xb2); /* Disable ACPI mode */
|
||||
debug("done.\n");
|
||||
#endif
|
||||
}
|
||||
|
||||
/* Don't allow evil boot loaders, kernels, or
|
||||
* userspace applications to deceive us:
|
||||
*/
|
||||
smm_lock();
|
||||
|
||||
#if TEST_SMM_FLASH_LOCKDOWN
|
||||
/* Now try this: */
|
||||
debug("Locking BIOS to RO... ");
|
||||
reg8 = pci_read_config8(dev, 0xdc); /* BIOS_CNTL */
|
||||
debug(" BLE: %s; BWE: %s\n", (reg8 & 2) ? "on" : "off",
|
||||
(reg8 & 1) ? "rw" : "ro");
|
||||
reg8 &= ~(1 << 0); /* clear BIOSWE */
|
||||
pci_write_config8(dev, 0xdc, reg8);
|
||||
reg8 |= (1 << 1); /* set BLE */
|
||||
pci_write_config8(dev, 0xdc, reg8);
|
||||
debug("ok.\n");
|
||||
reg8 = pci_read_config8(dev, 0xdc); /* BIOS_CNTL */
|
||||
debug(" BLE: %s; BWE: %s\n", (reg8 & 2) ? "on" : "off",
|
||||
(reg8 & 1) ? "rw" : "ro");
|
||||
|
||||
debug("Writing:\n");
|
||||
writeb(0, 0xfff00000);
|
||||
debug("Testing:\n");
|
||||
reg8 |= (1 << 0); /* set BIOSWE */
|
||||
pci_write_config8(dev, 0xdc, reg8);
|
||||
|
||||
reg8 = pci_read_config8(dev, 0xdc); /* BIOS_CNTL */
|
||||
debug(" BLE: %s; BWE: %s\n", (reg8 & 2) ? "on" : "off",
|
||||
(reg8 & 1) ? "rw" : "ro");
|
||||
debug("Done.\n");
|
||||
#endif
|
||||
}
|
||||
#endif
|
||||
|
||||
static void pch_disable_smm_only_flashing(pci_dev_t dev)
|
||||
{
|
||||
u8 reg8;
|
||||
|
||||
debug("Enabling BIOS updates outside of SMM... ");
|
||||
reg8 = pci_read_config8(dev, 0xdc); /* BIOS_CNTL */
|
||||
reg8 &= ~(1 << 5);
|
||||
pci_write_config8(dev, 0xdc, reg8);
|
||||
}
|
||||
|
||||
static void pch_fixups(pci_dev_t dev)
|
||||
{
|
||||
u8 gen_pmcon_2;
|
||||
|
||||
/* Indicate DRAM init done for MRC S3 to know it can resume */
|
||||
gen_pmcon_2 = pci_read_config8(dev, GEN_PMCON_2);
|
||||
gen_pmcon_2 |= (1 << 7);
|
||||
pci_write_config8(dev, GEN_PMCON_2, gen_pmcon_2);
|
||||
|
||||
/* Enable DMI ASPM in the PCH */
|
||||
clrbits_le32(RCB_REG(0x2304), 1 << 10);
|
||||
setbits_le32(RCB_REG(0x21a4), (1 << 11) | (1 << 10));
|
||||
setbits_le32(RCB_REG(0x21a8), 0x3);
|
||||
}
|
||||
|
||||
int lpc_early_init(const void *blob, int node, pci_dev_t dev)
|
||||
{
|
||||
struct reg_info {
|
||||
|
|
@ -22,7 +472,7 @@ int lpc_early_init(const void *blob, int node, pci_dev_t dev)
|
|||
int count;
|
||||
int i;
|
||||
|
||||
count = fdtdec_get_int_array_count(blob, node, "gen-dec",
|
||||
count = fdtdec_get_int_array_count(blob, node, "intel,gen-dec",
|
||||
(u32 *)values, sizeof(values) / sizeof(u32));
|
||||
if (count < 0)
|
||||
return -EINVAL;
|
||||
|
|
@ -46,3 +496,74 @@ int lpc_early_init(const void *blob, int node, pci_dev_t dev)
|
|||
|
||||
return 0;
|
||||
}
|
||||
|
||||
int lpc_init(struct pci_controller *hose, pci_dev_t dev)
|
||||
{
|
||||
const void *blob = gd->fdt_blob;
|
||||
int node;
|
||||
|
||||
debug("pch: lpc_init\n");
|
||||
pci_write_bar32(hose, dev, 0, 0);
|
||||
pci_write_bar32(hose, dev, 1, 0xff800000);
|
||||
pci_write_bar32(hose, dev, 2, 0xfec00000);
|
||||
pci_write_bar32(hose, dev, 3, 0x800);
|
||||
pci_write_bar32(hose, dev, 4, 0x900);
|
||||
|
||||
node = fdtdec_next_compatible(blob, 0, COMPAT_INTEL_LPC);
|
||||
if (node < 0)
|
||||
return -ENOENT;
|
||||
|
||||
/* Set the value for PCI command register. */
|
||||
pci_write_config16(dev, PCI_COMMAND, 0x000f);
|
||||
|
||||
/* IO APIC initialization. */
|
||||
pch_enable_apic(dev);
|
||||
|
||||
pch_enable_serial_irqs(dev);
|
||||
|
||||
/* Setup the PIRQ. */
|
||||
pch_pirq_init(blob, node, dev);
|
||||
|
||||
/* Setup power options. */
|
||||
pch_power_options(blob, node, dev);
|
||||
|
||||
/* Initialize power management */
|
||||
switch (pch_silicon_type()) {
|
||||
case PCH_TYPE_CPT: /* CougarPoint */
|
||||
cpt_pm_init(dev);
|
||||
break;
|
||||
case PCH_TYPE_PPT: /* PantherPoint */
|
||||
ppt_pm_init(dev);
|
||||
break;
|
||||
default:
|
||||
printf("Unknown Chipset: %#02x.%dx\n", PCI_DEV(dev),
|
||||
PCI_FUNC(dev));
|
||||
return -ENOSYS;
|
||||
}
|
||||
|
||||
/* Initialize the real time clock. */
|
||||
pch_rtc_init(dev);
|
||||
|
||||
/* Initialize the High Precision Event Timers, if present. */
|
||||
enable_hpet();
|
||||
|
||||
/* Initialize Clock Gating */
|
||||
enable_clock_gating(dev);
|
||||
|
||||
pch_disable_smm_only_flashing(dev);
|
||||
|
||||
#if CONFIG_HAVE_SMI_HANDLER
|
||||
pch_lock_smm(dev);
|
||||
#endif
|
||||
|
||||
pch_fixups(dev);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
void lpc_enable(pci_dev_t dev)
|
||||
{
|
||||
/* Enable PCH Display Port */
|
||||
writew(0x0010, RCB_REG(DISPBDF));
|
||||
setbits_le32(RCB_REG(FD2), PCH_ENABLE_DBDF);
|
||||
}
|
||||
|
|
|
|||
|
|
@ -6,10 +6,37 @@ Count device is as follows:
|
|||
|
||||
Required properties :
|
||||
- compatible = "intel,lpc"
|
||||
- gen-dec : Specifies the values for the gen-dec registers. Up to four cell
|
||||
pairs can be provided - the first of each pair is the base address and
|
||||
- intel,alt-gp-smi-enable : Enable SMI sources. This cell is written to the
|
||||
ALT_GP_SMI_EN register
|
||||
- intel,gen-dec : Specifies the values for the gen-dec registers. Up to four
|
||||
cell pairs can be provided - the first of each pair is the base address and
|
||||
the second is the size. These are written into the GENx_DEC registers of
|
||||
the LPC device
|
||||
- intel,gpi-routing : Specifies the GPI routing. There are 16 cells, valid
|
||||
values are:
|
||||
0 No effect (default)
|
||||
1 SMI# (if corresponding ALT_GPI_SMI_EN bit is also set)
|
||||
2 SCI (if corresponding GPIO_EN bit is also set)
|
||||
- intel,pirq-routing : Speciffies the routing IRQ number for each of PIRQA-H,
|
||||
one cell for each.
|
||||
0x00 - 0000 = Reserved
|
||||
0x01 - 0001 = Reserved
|
||||
0x02 - 0010 = Reserved
|
||||
0x03 - 0011 = IRQ3
|
||||
0x04 - 0100 = IRQ4
|
||||
0x05 - 0101 = IRQ5
|
||||
0x06 - 0110 = IRQ6
|
||||
0x07 - 0111 = IRQ7
|
||||
0x08 - 1000 = Reserved
|
||||
0x09 - 1001 = IRQ9
|
||||
0x0A - 1010 = IRQ10
|
||||
0x0B - 1011 = IRQ11
|
||||
0x0C - 1100 = IRQ12
|
||||
0x0D - 1101 = Reserved
|
||||
0x0E - 1110 = IRQ14
|
||||
0x0F - 1111 = IRQ15
|
||||
PIRQ[n]_ROUT[7] - PIRQ Routing Control
|
||||
0x80 - The PIRQ is not routed.
|
||||
|
||||
|
||||
Example
|
||||
|
|
@ -19,5 +46,19 @@ lpc {
|
|||
compatible = "intel,lpc";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
gen-dec = <0x800 0xfc 0x900 0xfc>;
|
||||
intel,gen-dec = <0x800 0xfc 0x900 0xfc>;
|
||||
|
||||
intel,pirq-routing = <0x8b 0x8a 0x8b 0x8b
|
||||
0x80 0x80 0x80 0x80>;
|
||||
/*
|
||||
* GPI routing
|
||||
* 0 No effect (default)
|
||||
* 1 SMI# (if corresponding ALT_GPI_SMI_EN bit is
|
||||
* also set)
|
||||
* 2 SCI (if corresponding GPIO_EN bit is also set)
|
||||
*/
|
||||
intel,gpi-routing = <0 0 0 0 0 0 0 2
|
||||
1 0 0 0 0 0 0 0>;
|
||||
/* Enable EC SMI source */
|
||||
intel,alt-gp-smi-enable = <0x0100>;
|
||||
};
|
||||
|
|
|
|||
Loading…
Reference in New Issue