{ "board": { "design_settings": { "defaults": { "board_outline_line_width": 0.19999999999999998, "copper_line_width": 0.19999999999999998, "copper_text_italic": false, "copper_text_size_h": 0.8999999999999999, "copper_text_size_v": 0.8999999999999999, "copper_text_thickness": 0.3, "copper_text_upright": false, "courtyard_line_width": 0.049999999999999996, "dimension_precision": 4, "dimension_units": 3, "dimensions": { "arrow_length": 1270000, "extension_offset": 500000, "keep_text_aligned": true, "suppress_zeroes": false, "text_position": 0, "units_format": 1 }, "fab_line_width": 0.09999999999999999, "fab_text_italic": false, "fab_text_size_h": 1.0, "fab_text_size_v": 1.0, "fab_text_thickness": 0.15, "fab_text_upright": false, "other_line_width": 0.09999999999999999, "other_text_italic": false, "other_text_size_h": 1.0, "other_text_size_v": 1.0, "other_text_thickness": 0.15, "other_text_upright": false, "pads": { "drill": 1.8, "height": 2.7, "width": 2.7 }, "silk_line_width": 0.15, "silk_text_italic": false, "silk_text_size_h": 0.8999999999999999, "silk_text_size_v": 0.8999999999999999, "silk_text_thickness": 0.127, "silk_text_upright": false, "zones": { "45_degree_only": true, "min_clearance": 0.16499999999999998 } }, "diff_pair_dimensions": [], "drc_exclusions": [], "meta": { "filename": "board_design_settings.json", "version": 2 }, "rule_severities": { "annular_width": "error", "clearance": "error", "copper_edge_clearance": "error", "courtyards_overlap": "error", "diff_pair_gap_out_of_range": "error", "diff_pair_uncoupled_length_too_long": "error", "drill_out_of_range": "error", "duplicate_footprints": "warning", "extra_footprint": "warning", "footprint_type_mismatch": "error", "hole_clearance": "error", "hole_near_hole": "error", "invalid_outline": "error", "item_on_disabled_layer": "error", "items_not_allowed": "error", "length_out_of_range": "error", "malformed_courtyard": "error", "microvia_drill_out_of_range": "error", "missing_courtyard": "ignore", "missing_footprint": "warning", "net_conflict": "warning", "npth_inside_courtyard": "ignore", "padstack": "error", "pth_inside_courtyard": "ignore", "shorting_items": "error", "silk_over_copper": "warning", "silk_overlap": "warning", "skew_out_of_range": "error", "through_hole_pad_without_hole": "error", "too_many_vias": "error", "track_dangling": "warning", "track_width": "error", "tracks_crossing": "error", "unconnected_items": "error", "unresolved_variable": "error", "via_dangling": "warning", "zone_has_empty_net": "error", "zones_intersect": "error" }, "rules": { "allow_blind_buried_vias": false, "allow_microvias": false, "max_error": 0.005, "min_clearance": 0.0, "min_copper_edge_clearance": 0.075, "min_hole_clearance": 0.25, "min_hole_to_hole": 0.25, "min_microvia_diameter": 0.39999999999999997, "min_microvia_drill": 0.19999999999999998, "min_silk_clearance": 0.0, "min_through_hole_diameter": 0.19999999999999998, "min_track_width": 0.127, "min_via_annular_width": 0.049999999999999996, "min_via_diameter": 0.39999999999999997, "use_height_for_length_calcs": true }, "track_widths": [ 0.0, 0.127, 0.13, 0.15, 0.165, 0.2, 0.25, 0.4, 0.5 ], "via_dimensions": [ { "diameter": 0.0, "drill": 0.0 }, { "diameter": 0.4, "drill": 0.2 }, { "diameter": 0.5, "drill": 0.25 } ], "zones_allow_external_fillets": false, "zones_use_no_outline": true }, "layer_presets": [] }, "boards": [], "cvpcb": { "equivalence_files": [] }, "erc": { "erc_exclusions": [], "meta": { "version": 0 }, "pin_map": [ [ 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 2 ], [ 0, 2, 0, 1, 0, 0, 1, 0, 2, 2, 2, 2 ], [ 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 2 ], [ 0, 1, 0, 0, 0, 0, 1, 1, 2, 1, 1, 2 ], [ 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 2 ], [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2 ], [ 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 2 ], [ 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 2 ], [ 0, 2, 1, 2, 0, 0, 1, 0, 2, 2, 2, 2 ], [ 0, 2, 0, 1, 0, 0, 1, 0, 2, 0, 0, 2 ], [ 0, 2, 1, 1, 0, 0, 1, 0, 2, 0, 0, 2 ], [ 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 ] ], "rule_severities": { "bus_definition_conflict": "error", "bus_entry_needed": "error", "bus_label_syntax": "error", "bus_to_bus_conflict": "error", "bus_to_net_conflict": "error", "different_unit_footprint": "error", "different_unit_net": "error", "duplicate_reference": "error", "duplicate_sheet_names": "error", "extra_units": "error", "global_label_dangling": "warning", "hier_label_mismatch": "error", "label_dangling": "error", "lib_symbol_issues": "warning", "multiple_net_names": "warning", "net_not_bus_member": "warning", "no_connect_connected": "warning", "no_connect_dangling": "warning", "pin_not_connected": "error", "pin_not_driven": "error", "pin_to_pin": "warning", "power_pin_not_driven": "error", "similar_labels": "warning", "unannotated": "error", "unit_value_mismatch": "error", "unresolved_variable": "error", "wire_dangling": "error" } }, "libraries": { "pinned_footprint_libs": [], "pinned_symbol_libs": [] }, "meta": { "filename": "Scopefun_v2.kicad_pro", "version": 1 }, "net_settings": { "classes": [ { "bus_width": 12.0, "clearance": 0.12699, "diff_pair_gap": 0.25, "diff_pair_via_gap": 0.25, "diff_pair_width": 0.2, "line_style": 0, "microvia_diameter": 0.4, "microvia_drill": 0.2, "name": "Default", "pcb_color": "rgba(0, 0, 0, 0.000)", "schematic_color": "rgba(0, 0, 0, 0.000)", "track_width": 0.2, "via_diameter": 0.5, "via_drill": 0.25, "wire_width": 6.0 }, { "bus_width": 12.0, "clearance": 0.12699, "diff_pair_gap": 0.25, "diff_pair_via_gap": 0.25, "diff_pair_width": 0.2, "line_style": 0, "microvia_diameter": 0.4, "microvia_drill": 0.2, "name": "Power", "nets": [ "+1.48V", "+1V0", "+1V2", "+1V5", "+1V8", "+1V8_VA", "+2.88V", "+3.3V_PD", "+3V3", "+3V3_VA", "+VCC_DIG", "+VCC_USB", "+VCC_USB_P", "-2.88V", "-5V", "-Va", "GND", "Va" ], "pcb_color": "rgba(0, 0, 0, 0.000)", "schematic_color": "rgba(0, 0, 0, 0.000)", "track_width": 0.5, "via_diameter": 0.5, "via_drill": 0.25, "wire_width": 6.0 }, { "bus_width": 12.0, "clearance": 0.12699, "diff_pair_gap": 0.25, "diff_pair_via_gap": 0.25, "diff_pair_width": 0.2, "line_style": 0, "microvia_diameter": 0.4, "microvia_drill": 0.2, "name": "Small_VIA", "nets": [ "/ADC/CH1+", "/ADC/CH1-", "/ADC/CH2+", "/ADC/CH2-", "/ADC/CLK_OUT+", "/ADC/CLK_OUT-", "/ADC/IN+", "/ADC/IN-", "/ADC/OUT1+", "/ADC/OUT1-", "/ADC/OUT2+", "/ADC/OUT2-", "/DDR3 SDRAM/DDR3_A0_", "/DDR3 SDRAM/DDR3_A10_", "/DDR3 SDRAM/DDR3_A11_", "/DDR3 SDRAM/DDR3_A12_", "/DDR3 SDRAM/DDR3_A1_", "/DDR3 SDRAM/DDR3_A2_", "/DDR3 SDRAM/DDR3_A3_", "/DDR3 SDRAM/DDR3_A4_", "/DDR3 SDRAM/DDR3_A5_", "/DDR3 SDRAM/DDR3_A6_", "/DDR3 SDRAM/DDR3_A7_", "/DDR3 SDRAM/DDR3_A8_", "/DDR3 SDRAM/DDR3_A9_", "/DDR3 SDRAM/DDR3_BA0_", "/DDR3 SDRAM/DDR3_BA1_", "/DDR3 SDRAM/DDR3_BA2_", "/DDR3 SDRAM/DDR3_CAS#_", "/DDR3 SDRAM/DDR3_CKE_", "/DDR3 SDRAM/DDR3_ODT_", "/DDR3 SDRAM/DDR3_RAS#_", "/DDR3 SDRAM/DDR3_WE#_", "/DDR3 SDRAM/VFREF", "/GAIN, OFFSET/AN_TRIG", "/USB FX3/TX+", "/USB FX3/TX-", "AN_TRIG_N", "AN_TRIG_P", "CH1_ADC_CLK_IN+", "CH1_ADC_CLK_IN-", "CH2_ADC_CLK_IN+", "CH2_ADC_CLK_IN-", "CLK_ADC_N", "CLK_ADC_P", "D+", "D-", "DDR3_A0", "DDR3_A1", "DDR3_A10", "DDR3_A11", "DDR3_A12", "DDR3_A2", "DDR3_A3", "DDR3_A4", "DDR3_A5", "DDR3_A6", "DDR3_A7", "DDR3_A8", "DDR3_A9", "DDR3_BA0", "DDR3_BA1", "DDR3_BA2", "DDR3_CAS#", "DDR3_CKE", "DDR3_CK_N", "DDR3_CK_P", "DDR3_DQ0", "DDR3_DQ1", "DDR3_DQ10", "DDR3_DQ11", "DDR3_DQ12", "DDR3_DQ13", "DDR3_DQ14", "DDR3_DQ15", "DDR3_DQ2", "DDR3_DQ3", "DDR3_DQ4", "DDR3_DQ5", "DDR3_DQ6", "DDR3_DQ7", "DDR3_DQ8", "DDR3_DQ9", "DDR3_DQS0_N", "DDR3_DQS0_P", "DDR3_DQS1_N", "DDR3_DQS1_P", "DDR3_ODT", "DDR3_RAS#", "DDR3_RESET#", "DDR3_WE#", "U3RX+", "U3RX-", "U3TX+", "U3TX-", "dataA0_N", "dataA0_P", "dataA1_N", "dataA1_P", "dataA2_N", "dataA2_P", "dataA3_N", "dataA3_P", "dataA4_N", "dataA4_P", "dataB0_N", "dataB0_P", "dataB1_N", "dataB1_P", "dataB2_N", "dataB2_P", "dataB3_N", "dataB3_P", "dataB4_N", "dataB4_P" ], "pcb_color": "rgba(0, 0, 0, 0.000)", "schematic_color": "rgba(0, 0, 0, 0.000)", "track_width": 0.127, "via_diameter": 0.45, "via_drill": 0.2, "wire_width": 6.0 } ], "meta": { "version": 2 }, "net_colors": null }, "pcbnew": { "last_paths": { "gencad": "", "idf": "", "netlist": "Scopefun_v2.net", "specctra_dsn": "", "step": "", "vrml": "" }, "page_layout_descr_file": "Scopefun_v2.kicad_wks" }, "schematic": { "annotate_start_num": 0, "drawing": { "default_line_thickness": 6.0, "default_text_size": 50.0, "field_names": [], "intersheets_ref_own_page": false, "intersheets_ref_prefix": "", "intersheets_ref_short": false, "intersheets_ref_show": false, "intersheets_ref_suffix": "", "junction_size_choice": 3, "label_size_ratio": 0.25, "pin_symbol_size": 25.0, "text_offset_ratio": 0.08 }, "legacy_lib_dir": "", "legacy_lib_list": [], "meta": { "version": 1 }, "net_format_name": "Pcbnew", "ngspice": { "fix_include_paths": true, "fix_passive_vals": false, "meta": { "version": 0 }, "model_mode": 0, "workbook_filename": "" }, "page_layout_descr_file": "Scopefun_v2.kicad_wks", "plot_directory": "", "spice_adjust_passive_values": false, "spice_external_command": "spice \"%I\"", "subpart_first_id": 65, "subpart_id_separator": 0 }, "sheets": [ [ "07a6c6d8-e1c1-4f8f-af69-dfa81e0f4ba2", "" ], [ "00000000-0000-0000-0000-000056921513", "ADC" ], [ "00000000-0000-0000-0000-000056770a0b", "ANALOG INPUTS" ], [ "00000000-0000-0000-0000-00005855fc3b", "AWG DAC" ], [ "00000000-0000-0000-0000-000056a1473e", "AWG OUTPUT" ], [ "00000000-0000-0000-0000-000058568c5d", "CONTROL DAC" ], [ "00000000-0000-0000-0000-000058597ef5", "DDR3 SDRAM" ], [ "00000000-0000-0000-0000-00005696ec3c", "DIGITAL INPUTS" ], [ "00000000-0000-0000-0000-000056948068", "FPGA BANKS" ], [ "00000000-0000-0000-0000-0000584efeb2", "FPGA CFG, POWER" ], [ "00000000-0000-0000-0000-000056785ef9", "GAIN, OFFSET" ], [ "00000000-0000-0000-0000-000056a5a071", "POWER SUPPLY" ], [ "00000000-0000-0000-0000-000058589f32", "REF SUPPLY" ], [ "00000000-0000-0000-0000-0000584ba873", "USB FX3" ], [ "00000000-0000-0000-0000-000056954a3d", "USB Port" ] ], "text_variables": {} }