From 1f24b26fbea8817a4f0d725e3a93ee6349adaf4b Mon Sep 17 00:00:00 2001
From: Vasilis Tsiligiannis <acinonyx@openwrt.gr>
Date: Tue, 15 Mar 2022 18:35:16 +0200
Subject: [PATCH] Initialize empty KiCad project

Signed-off-by: Vasilis Tsiligiannis <acinonyx@openwrt.gr>
---
 sidloc-transceiver.kicad_pcb |  2 +
 sidloc-transceiver.kicad_pro | 82 ++++++++++++++++++++++++++++++++++++
 sidloc-transceiver.kicad_sch |  5 +++
 3 files changed, 89 insertions(+)
 create mode 100644 sidloc-transceiver.kicad_pcb
 create mode 100644 sidloc-transceiver.kicad_pro
 create mode 100644 sidloc-transceiver.kicad_sch

diff --git a/sidloc-transceiver.kicad_pcb b/sidloc-transceiver.kicad_pcb
new file mode 100644
index 0000000..28b47a1
--- /dev/null
+++ b/sidloc-transceiver.kicad_pcb
@@ -0,0 +1,2 @@
+(kicad_pcb (version 20211014) (generator pcbnew)
+)
\ No newline at end of file
diff --git a/sidloc-transceiver.kicad_pro b/sidloc-transceiver.kicad_pro
new file mode 100644
index 0000000..1059c1a
--- /dev/null
+++ b/sidloc-transceiver.kicad_pro
@@ -0,0 +1,82 @@
+{
+  "board": {
+    "design_settings": {
+      "defaults": {
+        "board_outline_line_width": 0.1,
+        "copper_line_width": 0.2,
+        "copper_text_size_h": 1.5,
+        "copper_text_size_v": 1.5,
+        "copper_text_thickness": 0.3,
+        "other_line_width": 0.15,
+        "silk_line_width": 0.15,
+        "silk_text_size_h": 1.0,
+        "silk_text_size_v": 1.0,
+        "silk_text_thickness": 0.15
+      },
+      "diff_pair_dimensions": [],
+      "drc_exclusions": [],
+      "rules": {
+        "min_copper_edge_clearance": 0.0,
+        "solder_mask_clearance": 0.0,
+        "solder_mask_min_width": 0.0
+      },
+      "track_widths": [],
+      "via_dimensions": []
+    },
+    "layer_presets": []
+  },
+  "boards": [],
+  "cvpcb": {
+    "equivalence_files": []
+  },
+  "libraries": {
+    "pinned_footprint_libs": [],
+    "pinned_symbol_libs": []
+  },
+  "meta": {
+    "filename": "sidloc-transceiver.kicad_pro",
+    "version": 1
+  },
+  "net_settings": {
+    "classes": [
+      {
+        "bus_width": 12.0,
+        "clearance": 0.2,
+        "diff_pair_gap": 0.25,
+        "diff_pair_via_gap": 0.25,
+        "diff_pair_width": 0.2,
+        "line_style": 0,
+        "microvia_diameter": 0.3,
+        "microvia_drill": 0.1,
+        "name": "Default",
+        "pcb_color": "rgba(0, 0, 0, 0.000)",
+        "schematic_color": "rgba(0, 0, 0, 0.000)",
+        "track_width": 0.25,
+        "via_diameter": 0.8,
+        "via_drill": 0.4,
+        "wire_width": 6.0
+      }
+    ],
+    "meta": {
+      "version": 2
+    },
+    "net_colors": null
+  },
+  "pcbnew": {
+    "last_paths": {
+      "gencad": "",
+      "idf": "",
+      "netlist": "",
+      "specctra_dsn": "",
+      "step": "",
+      "vrml": ""
+    },
+    "page_layout_descr_file": ""
+  },
+  "schematic": {
+    "legacy_lib_dir": "",
+    "legacy_lib_list": []
+  },
+  "sheets": [],
+  "text_variables": {}
+}
diff --git a/sidloc-transceiver.kicad_sch b/sidloc-transceiver.kicad_sch
new file mode 100644
index 0000000..3cfeed7
--- /dev/null
+++ b/sidloc-transceiver.kicad_sch
@@ -0,0 +1,5 @@
+(kicad_sch (version 20211123) (generator eeschema)
+  (paper "A4")
+  (lib_symbols)
+  (symbol_instances)
+)