License cleanup: add SPDX GPL-2.0 license identifier to files with no license
Many source files in the tree are missing licensing information, which
makes it harder for compliance tools to determine the correct license.
By default all files without license information are under the default
license of the kernel, which is GPL version 2.
Update the files which contain no license information with the 'GPL-2.0'
SPDX license identifier. The SPDX identifier is a legally binding
shorthand, which can be used instead of the full boiler plate text.
This patch is based on work done by Thomas Gleixner and Kate Stewart and
Philippe Ombredanne.
How this work was done:
Patches were generated and checked against linux-4.14-rc6 for a subset of
the use cases:
- file had no licensing information it it.
- file was a */uapi/* one with no licensing information in it,
- file was a */uapi/* one with existing licensing information,
Further patches will be generated in subsequent months to fix up cases
where non-standard license headers were used, and references to license
had to be inferred by heuristics based on keywords.
The analysis to determine which SPDX License Identifier to be applied to
a file was done in a spreadsheet of side by side results from of the
output of two independent scanners (ScanCode & Windriver) producing SPDX
tag:value files created by Philippe Ombredanne. Philippe prepared the
base worksheet, and did an initial spot review of a few 1000 files.
The 4.13 kernel was the starting point of the analysis with 60,537 files
assessed. Kate Stewart did a file by file comparison of the scanner
results in the spreadsheet to determine which SPDX license identifier(s)
to be applied to the file. She confirmed any determination that was not
immediately clear with lawyers working with the Linux Foundation.
Criteria used to select files for SPDX license identifier tagging was:
- Files considered eligible had to be source code files.
- Make and config files were included as candidates if they contained >5
lines of source
- File already had some variant of a license header in it (even if <5
lines).
All documentation files were explicitly excluded.
The following heuristics were used to determine which SPDX license
identifiers to apply.
- when both scanners couldn't find any license traces, file was
considered to have no license information in it, and the top level
COPYING file license applied.
For non */uapi/* files that summary was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 11139
and resulted in the first patch in this series.
If that file was a */uapi/* path one, it was "GPL-2.0 WITH
Linux-syscall-note" otherwise it was "GPL-2.0". Results of that was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 WITH Linux-syscall-note 930
and resulted in the second patch in this series.
- if a file had some form of licensing information in it, and was one
of the */uapi/* ones, it was denoted with the Linux-syscall-note if
any GPL family license was found in the file or had no licensing in
it (per prior point). Results summary:
SPDX license identifier # files
---------------------------------------------------|------
GPL-2.0 WITH Linux-syscall-note 270
GPL-2.0+ WITH Linux-syscall-note 169
((GPL-2.0 WITH Linux-syscall-note) OR BSD-2-Clause) 21
((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause) 17
LGPL-2.1+ WITH Linux-syscall-note 15
GPL-1.0+ WITH Linux-syscall-note 14
((GPL-2.0+ WITH Linux-syscall-note) OR BSD-3-Clause) 5
LGPL-2.0+ WITH Linux-syscall-note 4
LGPL-2.1 WITH Linux-syscall-note 3
((GPL-2.0 WITH Linux-syscall-note) OR MIT) 3
((GPL-2.0 WITH Linux-syscall-note) AND MIT) 1
and that resulted in the third patch in this series.
- when the two scanners agreed on the detected license(s), that became
the concluded license(s).
- when there was disagreement between the two scanners (one detected a
license but the other didn't, or they both detected different
licenses) a manual inspection of the file occurred.
- In most cases a manual inspection of the information in the file
resulted in a clear resolution of the license that should apply (and
which scanner probably needed to revisit its heuristics).
- When it was not immediately clear, the license identifier was
confirmed with lawyers working with the Linux Foundation.
- If there was any question as to the appropriate license identifier,
the file was flagged for further research and to be revisited later
in time.
In total, over 70 hours of logged manual review was done on the
spreadsheet to determine the SPDX license identifiers to apply to the
source files by Kate, Philippe, Thomas and, in some cases, confirmation
by lawyers working with the Linux Foundation.
Kate also obtained a third independent scan of the 4.13 code base from
FOSSology, and compared selected files where the other two scanners
disagreed against that SPDX file, to see if there was new insights. The
Windriver scanner is based on an older version of FOSSology in part, so
they are related.
Thomas did random spot checks in about 500 files from the spreadsheets
for the uapi headers and agreed with SPDX license identifier in the
files he inspected. For the non-uapi files Thomas did random spot checks
in about 15000 files.
In initial set of patches against 4.14-rc6, 3 files were found to have
copy/paste license identifier errors, and have been fixed to reflect the
correct identifier.
Additionally Philippe spent 10 hours this week doing a detailed manual
inspection and review of the 12,461 patched files from the initial patch
version early this week with:
- a full scancode scan run, collecting the matched texts, detected
license ids and scores
- reviewing anything where there was a license detected (about 500+
files) to ensure that the applied SPDX license was correct
- reviewing anything where there was no detection but the patch license
was not GPL-2.0 WITH Linux-syscall-note to ensure that the applied
SPDX license was correct
This produced a worksheet with 20 files needing minor correction. This
worksheet was then exported into 3 different .csv files for the
different types of files to be modified.
These .csv files were then reviewed by Greg. Thomas wrote a script to
parse the csv files and add the proper SPDX tag to the file, in the
format that the file expected. This script was further refined by Greg
based on the output to detect more types of files automatically and to
distinguish between header and source .c files (which need different
comment types.) Finally Greg ran the script using the .csv files to
generate the patches.
Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org>
Reviewed-by: Philippe Ombredanne <pombredanne@nexb.com>
Reviewed-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2017-11-01 08:07:57 -06:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
2013-10-08 01:47:40 -06:00
|
|
|
#include <dt-bindings/clock/tegra124-car.h>
|
2013-08-05 17:10:02 -06:00
|
|
|
#include <dt-bindings/gpio/tegra-gpio.h>
|
2014-06-26 13:22:46 -06:00
|
|
|
#include <dt-bindings/memory/tegra124-mc.h>
|
2013-12-09 03:33:51 -07:00
|
|
|
#include <dt-bindings/pinctrl/pinctrl-tegra.h>
|
2013-10-07 22:50:05 -06:00
|
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
2015-05-13 08:58:44 -06:00
|
|
|
#include <dt-bindings/reset/tegra124-car.h>
|
2014-09-26 03:43:11 -06:00
|
|
|
#include <dt-bindings/thermal/tegra124-soctherm.h>
|
2013-10-07 22:50:05 -06:00
|
|
|
|
|
|
|
/ {
|
|
|
|
compatible = "nvidia,tegra124";
|
2015-03-11 09:43:01 -06:00
|
|
|
interrupt-parent = <&lic>;
|
2014-03-03 14:51:15 -07:00
|
|
|
#address-cells = <2>;
|
|
|
|
#size-cells = <2>;
|
2013-10-07 22:50:05 -06:00
|
|
|
|
2018-07-09 10:05:17 -06:00
|
|
|
memory@80000000 {
|
2018-07-09 10:05:16 -06:00
|
|
|
device_type = "memory";
|
2018-07-09 10:05:17 -06:00
|
|
|
reg = <0x0 0x80000000 0x0 0x0>;
|
2018-07-09 10:05:16 -06:00
|
|
|
};
|
|
|
|
|
2017-03-21 20:03:06 -06:00
|
|
|
pcie@1003000 {
|
2014-09-17 10:02:44 -06:00
|
|
|
compatible = "nvidia,tegra124-pcie";
|
|
|
|
device_type = "pci";
|
|
|
|
reg = <0x0 0x01003000 0x0 0x00000800 /* PADS registers */
|
|
|
|
0x0 0x01003800 0x0 0x00000800 /* AFI registers */
|
|
|
|
0x0 0x02000000 0x0 0x10000000>; /* configuration space */
|
|
|
|
reg-names = "pads", "afi", "cs";
|
|
|
|
interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>, /* controller interrupt */
|
|
|
|
<GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>; /* MSI interrupt */
|
|
|
|
interrupt-names = "intr", "msi";
|
|
|
|
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
interrupt-map-mask = <0 0 0 0>;
|
|
|
|
interrupt-map = <0 0 0 0 &gic GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
|
|
|
bus-range = <0x00 0xff>;
|
|
|
|
#address-cells = <3>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
|
|
|
|
ranges = <0x82000000 0 0x01000000 0x0 0x01000000 0 0x00001000 /* port 0 configuration space */
|
|
|
|
0x82000000 0 0x01001000 0x0 0x01001000 0 0x00001000 /* port 1 configuration space */
|
|
|
|
0x81000000 0 0x0 0x0 0x12000000 0 0x00010000 /* downstream I/O (64 KiB) */
|
|
|
|
0x82000000 0 0x13000000 0x0 0x13000000 0 0x0d000000 /* non-prefetchable memory (208 MiB) */
|
|
|
|
0xc2000000 0 0x20000000 0x0 0x20000000 0 0x20000000>; /* prefetchable memory (512 MiB) */
|
|
|
|
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_PCIE>,
|
|
|
|
<&tegra_car TEGRA124_CLK_AFI>,
|
|
|
|
<&tegra_car TEGRA124_CLK_PLL_E>,
|
|
|
|
<&tegra_car TEGRA124_CLK_CML0>;
|
|
|
|
clock-names = "pex", "afi", "pll_e", "cml";
|
|
|
|
resets = <&tegra_car 70>,
|
|
|
|
<&tegra_car 72>,
|
|
|
|
<&tegra_car 74>;
|
|
|
|
reset-names = "pex", "afi", "pcie_x";
|
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
pci@1,0 {
|
|
|
|
device_type = "pci";
|
|
|
|
assigned-addresses = <0x82000800 0 0x01000000 0 0x1000>;
|
|
|
|
reg = <0x000800 0 0 0 0>;
|
2017-03-21 20:03:06 -06:00
|
|
|
bus-range = <0x00 0xff>;
|
2014-09-17 10:02:44 -06:00
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
#address-cells = <3>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
nvidia,num-lanes = <2>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pci@2,0 {
|
|
|
|
device_type = "pci";
|
|
|
|
assigned-addresses = <0x82001000 0 0x01001000 0 0x1000>;
|
|
|
|
reg = <0x001000 0 0 0 0>;
|
2017-03-21 20:03:06 -06:00
|
|
|
bus-range = <0x00 0xff>;
|
2014-09-17 10:02:44 -06:00
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
#address-cells = <3>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
nvidia,num-lanes = <1>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
host1x@50000000 {
|
2014-02-28 09:40:22 -07:00
|
|
|
compatible = "nvidia,tegra124-host1x", "simple-bus";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x50000000 0x0 0x00034000>;
|
2014-02-28 09:40:22 -07:00
|
|
|
interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>, /* syncpt */
|
|
|
|
<GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>; /* general */
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_HOST1X>;
|
|
|
|
resets = <&tegra_car 28>;
|
|
|
|
reset-names = "host1x";
|
2017-07-09 10:36:14 -06:00
|
|
|
iommus = <&mc TEGRA_SWGROUP_HC>;
|
2014-02-28 09:40:22 -07:00
|
|
|
|
2014-03-03 14:51:15 -07:00
|
|
|
#address-cells = <2>;
|
|
|
|
#size-cells = <2>;
|
2014-02-28 09:40:22 -07:00
|
|
|
|
2014-03-03 14:51:15 -07:00
|
|
|
ranges = <0 0x54000000 0 0x54000000 0 0x01000000>;
|
2014-02-28 09:40:22 -07:00
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
dc@54200000 {
|
2014-02-28 09:40:22 -07:00
|
|
|
compatible = "nvidia,tegra124-dc";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x54200000 0x0 0x00040000>;
|
2014-02-28 09:40:22 -07:00
|
|
|
interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_DISP1>,
|
|
|
|
<&tegra_car TEGRA124_CLK_PLL_P>;
|
|
|
|
clock-names = "dc", "parent";
|
|
|
|
resets = <&tegra_car 27>;
|
|
|
|
reset-names = "dc";
|
|
|
|
|
2014-06-26 13:22:46 -06:00
|
|
|
iommus = <&mc TEGRA_SWGROUP_DC>;
|
|
|
|
|
2014-02-28 09:40:22 -07:00
|
|
|
nvidia,head = <0>;
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
dc@54240000 {
|
2014-02-28 09:40:22 -07:00
|
|
|
compatible = "nvidia,tegra124-dc";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x54240000 0x0 0x00040000>;
|
2014-02-28 09:40:22 -07:00
|
|
|
interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_DISP2>,
|
|
|
|
<&tegra_car TEGRA124_CLK_PLL_P>;
|
|
|
|
clock-names = "dc", "parent";
|
|
|
|
resets = <&tegra_car 26>;
|
|
|
|
reset-names = "dc";
|
|
|
|
|
2014-06-26 13:22:46 -06:00
|
|
|
iommus = <&mc TEGRA_SWGROUP_DCB>;
|
|
|
|
|
2014-02-28 09:40:22 -07:00
|
|
|
nvidia,head = <1>;
|
|
|
|
};
|
2014-02-28 09:40:23 -07:00
|
|
|
|
2017-09-11 06:29:50 -06:00
|
|
|
hdmi: hdmi@54280000 {
|
2014-04-25 09:44:45 -06:00
|
|
|
compatible = "nvidia,tegra124-hdmi";
|
|
|
|
reg = <0x0 0x54280000 0x0 0x00040000>;
|
|
|
|
interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_HDMI>,
|
|
|
|
<&tegra_car TEGRA124_CLK_PLL_D2_OUT0>;
|
|
|
|
clock-names = "hdmi", "parent";
|
|
|
|
resets = <&tegra_car 51>;
|
|
|
|
reset-names = "hdmi";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2018-11-23 05:04:03 -07:00
|
|
|
vic@54340000 {
|
|
|
|
compatible = "nvidia,tegra124-vic";
|
|
|
|
reg = <0x0 0x54340000 0x0 0x00040000>;
|
|
|
|
interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_VIC03>;
|
|
|
|
clock-names = "vic";
|
|
|
|
resets = <&tegra_car 178>;
|
|
|
|
reset-names = "vic";
|
|
|
|
|
|
|
|
iommus = <&mc TEGRA_SWGROUP_VIC>;
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
sor@54540000 {
|
2014-02-28 09:40:23 -07:00
|
|
|
compatible = "nvidia,tegra124-sor";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x54540000 0x0 0x00040000>;
|
2014-02-28 09:40:23 -07:00
|
|
|
interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_SOR0>,
|
2019-07-24 07:47:54 -06:00
|
|
|
<&tegra_car TEGRA124_CLK_SOR0_OUT>,
|
2014-02-28 09:40:23 -07:00
|
|
|
<&tegra_car TEGRA124_CLK_PLL_D_OUT0>,
|
|
|
|
<&tegra_car TEGRA124_CLK_PLL_DP>,
|
|
|
|
<&tegra_car TEGRA124_CLK_CLK_M>;
|
2019-07-24 07:47:54 -06:00
|
|
|
clock-names = "sor", "out", "parent", "dp", "safe";
|
2014-02-28 09:40:23 -07:00
|
|
|
resets = <&tegra_car 182>;
|
|
|
|
reset-names = "sor";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
dpaux: dpaux@545c0000 {
|
2014-02-28 09:40:23 -07:00
|
|
|
compatible = "nvidia,tegra124-dpaux";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x545c0000 0x0 0x00040000>;
|
2014-02-28 09:40:23 -07:00
|
|
|
interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_DPAUX>,
|
|
|
|
<&tegra_car TEGRA124_CLK_PLL_DP>;
|
|
|
|
clock-names = "dpaux", "parent";
|
|
|
|
resets = <&tegra_car 181>;
|
|
|
|
reset-names = "dpaux";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2014-02-28 09:40:22 -07:00
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
gic: interrupt-controller@50041000 {
|
2013-10-07 22:50:05 -06:00
|
|
|
compatible = "arm,cortex-a15-gic";
|
|
|
|
#interrupt-cells = <3>;
|
|
|
|
interrupt-controller;
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x50041000 0x0 0x1000>,
|
|
|
|
<0x0 0x50042000 0x0 0x1000>,
|
|
|
|
<0x0 0x50044000 0x0 0x2000>,
|
|
|
|
<0x0 0x50046000 0x0 0x2000>;
|
2013-10-07 22:50:05 -06:00
|
|
|
interrupts = <GIC_PPI 9
|
|
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
|
2015-03-11 09:43:01 -06:00
|
|
|
interrupt-parent = <&gic>;
|
2013-10-07 22:50:05 -06:00
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
/*
|
|
|
|
* Please keep the following 0, notation in place as a former mainline
|
|
|
|
* U-Boot version was looking for that particular notation in order to
|
|
|
|
* perform required fix-ups on that GPU node.
|
|
|
|
*/
|
2014-06-25 23:33:34 -06:00
|
|
|
gpu@0,57000000 {
|
|
|
|
compatible = "nvidia,gk20a";
|
|
|
|
reg = <0x0 0x57000000 0x0 0x01000000>,
|
|
|
|
<0x0 0x58000000 0x0 0x01000000>;
|
|
|
|
interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
interrupt-names = "stall", "nonstall";
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_GPU>,
|
|
|
|
<&tegra_car TEGRA124_CLK_PLL_P_OUT5>;
|
|
|
|
clock-names = "gpu", "pwr";
|
|
|
|
resets = <&tegra_car 184>;
|
|
|
|
reset-names = "gpu";
|
2015-07-01 03:13:45 -06:00
|
|
|
|
|
|
|
iommus = <&mc TEGRA_SWGROUP_GPU>;
|
|
|
|
|
2014-06-25 23:33:34 -06:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2015-03-11 09:43:01 -06:00
|
|
|
lic: interrupt-controller@60004000 {
|
|
|
|
compatible = "nvidia,tegra124-ictlr", "nvidia,tegra30-ictlr";
|
|
|
|
reg = <0x0 0x60004000 0x0 0x100>,
|
|
|
|
<0x0 0x60004100 0x0 0x100>,
|
|
|
|
<0x0 0x60004200 0x0 0x100>,
|
|
|
|
<0x0 0x60004300 0x0 0x100>,
|
|
|
|
<0x0 0x60004400 0x0 0x100>;
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <3>;
|
|
|
|
interrupt-parent = <&gic>;
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
timer@60005000 {
|
2015-11-17 03:15:45 -07:00
|
|
|
compatible = "nvidia,tegra124-timer", "nvidia,tegra30-timer", "nvidia,tegra20-timer";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x60005000 0x0 0x400>;
|
2013-10-07 22:50:05 -06:00
|
|
|
interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
|
2013-10-08 01:47:40 -06:00
|
|
|
clocks = <&tegra_car TEGRA124_CLK_TIMER>;
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
tegra_car: clock@60006000 {
|
2013-10-08 01:47:40 -06:00
|
|
|
compatible = "nvidia,tegra124-car";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x60006000 0x0 0x1000>;
|
2013-10-08 01:47:40 -06:00
|
|
|
#clock-cells = <1>;
|
2013-11-07 12:20:57 -07:00
|
|
|
#reset-cells = <1>;
|
2015-03-12 08:48:00 -06:00
|
|
|
nvidia,external-memory-controller = <&emc>;
|
2013-10-07 22:50:05 -06:00
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
flow-controller@60007000 {
|
2014-08-26 00:14:03 -06:00
|
|
|
compatible = "nvidia,tegra124-flowctrl";
|
|
|
|
reg = <0x0 0x60007000 0x0 0x1000>;
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
actmon@6000c800 {
|
2015-03-17 03:36:18 -06:00
|
|
|
compatible = "nvidia,tegra124-actmon";
|
|
|
|
reg = <0x0 0x6000c800 0x0 0x400>;
|
|
|
|
interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_ACTMON>,
|
|
|
|
<&tegra_car TEGRA124_CLK_EMC>;
|
|
|
|
clock-names = "actmon", "emc";
|
|
|
|
resets = <&tegra_car 119>;
|
|
|
|
reset-names = "actmon";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
gpio: gpio@6000d000 {
|
2013-08-05 17:10:02 -06:00
|
|
|
compatible = "nvidia,tegra124-gpio", "nvidia,tegra30-gpio";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x6000d000 0x0 0x1000>;
|
2013-08-05 17:10:02 -06:00
|
|
|
interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-controller;
|
2015-10-09 09:51:47 -06:00
|
|
|
/*
|
2015-07-14 02:29:56 -06:00
|
|
|
gpio-ranges = <&pinmux 0 0 251>;
|
2015-10-09 09:51:47 -06:00
|
|
|
*/
|
2013-08-05 17:10:02 -06:00
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
apbdma: dma@60020000 {
|
2013-11-15 12:22:53 -07:00
|
|
|
compatible = "nvidia,tegra124-apbdma", "nvidia,tegra148-apbdma";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x60020000 0x0 0x1400>;
|
2013-11-15 12:22:53 -07:00
|
|
|
interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_APBDMA>;
|
|
|
|
resets = <&tegra_car 34>;
|
|
|
|
reset-names = "dma";
|
|
|
|
#dma-cells = <1>;
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
apbmisc@70000800 {
|
2014-06-12 09:36:38 -06:00
|
|
|
compatible = "nvidia,tegra124-apbmisc", "nvidia,tegra20-apbmisc";
|
|
|
|
reg = <0x0 0x70000800 0x0 0x64>, /* Chip revision */
|
2015-04-29 05:53:21 -06:00
|
|
|
<0x0 0x7000e864 0x0 0x04>; /* Strapping options */
|
2014-06-12 09:36:38 -06:00
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
pinmux: pinmux@70000868 {
|
2013-11-01 14:03:59 -06:00
|
|
|
compatible = "nvidia,tegra124-pinmux";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x70000868 0x0 0x164>, /* Pad control registers */
|
2014-09-09 13:58:46 -06:00
|
|
|
<0x0 0x70003000 0x0 0x434>, /* Mux registers */
|
|
|
|
<0x0 0x70000820 0x0 0x008>; /* MIPI pad control */
|
2013-11-01 14:03:59 -06:00
|
|
|
};
|
|
|
|
|
2013-10-07 22:50:05 -06:00
|
|
|
/*
|
|
|
|
* There are two serial driver i.e. 8250 based simple serial
|
|
|
|
* driver and APB DMA based serial driver for higher baudrate
|
|
|
|
* and performace. To enable the 8250 based driver, the compatible
|
|
|
|
* is "nvidia,tegra124-uart", "nvidia,tegra20-uart" and to enable
|
2016-01-26 09:59:17 -07:00
|
|
|
* the APB DMA based serial driver, the compatible is
|
2013-10-07 22:50:05 -06:00
|
|
|
* "nvidia,tegra124-hsuart", "nvidia,tegra30-hsuart".
|
|
|
|
*/
|
2016-06-29 16:21:37 -06:00
|
|
|
uarta: serial@70006000 {
|
2013-10-07 22:50:05 -06:00
|
|
|
compatible = "nvidia,tegra124-uart", "nvidia,tegra20-uart";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x70006000 0x0 0x40>;
|
2013-10-07 22:50:05 -06:00
|
|
|
reg-shift = <2>;
|
|
|
|
interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
|
2013-10-08 01:47:40 -06:00
|
|
|
clocks = <&tegra_car TEGRA124_CLK_UARTA>;
|
2013-11-07 12:20:57 -07:00
|
|
|
resets = <&tegra_car 6>;
|
|
|
|
reset-names = "serial";
|
2013-11-15 12:22:53 -07:00
|
|
|
dmas = <&apbdma 8>, <&apbdma 8>;
|
|
|
|
dma-names = "rx", "tx";
|
2013-10-07 22:50:05 -06:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
uartb: serial@70006040 {
|
2013-10-07 22:50:05 -06:00
|
|
|
compatible = "nvidia,tegra124-uart", "nvidia,tegra20-uart";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x70006040 0x0 0x40>;
|
2013-10-07 22:50:05 -06:00
|
|
|
reg-shift = <2>;
|
|
|
|
interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
|
2013-10-08 01:47:40 -06:00
|
|
|
clocks = <&tegra_car TEGRA124_CLK_UARTB>;
|
2013-11-07 12:20:57 -07:00
|
|
|
resets = <&tegra_car 7>;
|
|
|
|
reset-names = "serial";
|
2013-11-15 12:22:53 -07:00
|
|
|
dmas = <&apbdma 9>, <&apbdma 9>;
|
|
|
|
dma-names = "rx", "tx";
|
2013-10-07 22:50:05 -06:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
uartc: serial@70006200 {
|
2013-10-07 22:50:05 -06:00
|
|
|
compatible = "nvidia,tegra124-uart", "nvidia,tegra20-uart";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x70006200 0x0 0x40>;
|
2013-10-07 22:50:05 -06:00
|
|
|
reg-shift = <2>;
|
|
|
|
interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
|
2013-10-08 01:47:40 -06:00
|
|
|
clocks = <&tegra_car TEGRA124_CLK_UARTC>;
|
2013-11-07 12:20:57 -07:00
|
|
|
resets = <&tegra_car 55>;
|
|
|
|
reset-names = "serial";
|
2013-11-15 12:22:53 -07:00
|
|
|
dmas = <&apbdma 10>, <&apbdma 10>;
|
|
|
|
dma-names = "rx", "tx";
|
2013-10-07 22:50:05 -06:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
uartd: serial@70006300 {
|
2013-10-07 22:50:05 -06:00
|
|
|
compatible = "nvidia,tegra124-uart", "nvidia,tegra20-uart";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x70006300 0x0 0x40>;
|
2013-10-07 22:50:05 -06:00
|
|
|
reg-shift = <2>;
|
|
|
|
interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
|
2013-10-08 01:47:40 -06:00
|
|
|
clocks = <&tegra_car TEGRA124_CLK_UARTD>;
|
2013-11-07 12:20:57 -07:00
|
|
|
resets = <&tegra_car 65>;
|
|
|
|
reset-names = "serial";
|
2013-11-15 12:22:53 -07:00
|
|
|
dmas = <&apbdma 19>, <&apbdma 19>;
|
|
|
|
dma-names = "rx", "tx";
|
2013-10-07 22:50:05 -06:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
pwm: pwm@7000a000 {
|
2013-11-18 09:00:34 -07:00
|
|
|
compatible = "nvidia,tegra124-pwm", "nvidia,tegra20-pwm";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7000a000 0x0 0x100>;
|
2013-11-18 09:00:34 -07:00
|
|
|
#pwm-cells = <2>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_PWM>;
|
|
|
|
resets = <&tegra_car 17>;
|
|
|
|
reset-names = "pwm";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
i2c@7000c000 {
|
2013-12-03 16:29:04 -07:00
|
|
|
compatible = "nvidia,tegra124-i2c", "nvidia,tegra114-i2c";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7000c000 0x0 0x100>;
|
2013-12-03 16:29:04 -07:00
|
|
|
interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_I2C1>;
|
|
|
|
clock-names = "div-clk";
|
|
|
|
resets = <&tegra_car 12>;
|
|
|
|
reset-names = "i2c";
|
|
|
|
dmas = <&apbdma 21>, <&apbdma 21>;
|
|
|
|
dma-names = "rx", "tx";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
i2c@7000c400 {
|
2013-12-03 16:29:04 -07:00
|
|
|
compatible = "nvidia,tegra124-i2c", "nvidia,tegra114-i2c";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7000c400 0x0 0x100>;
|
2013-12-03 16:29:04 -07:00
|
|
|
interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_I2C2>;
|
|
|
|
clock-names = "div-clk";
|
|
|
|
resets = <&tegra_car 54>;
|
|
|
|
reset-names = "i2c";
|
|
|
|
dmas = <&apbdma 22>, <&apbdma 22>;
|
|
|
|
dma-names = "rx", "tx";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
i2c@7000c500 {
|
2013-12-03 16:29:04 -07:00
|
|
|
compatible = "nvidia,tegra124-i2c", "nvidia,tegra114-i2c";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7000c500 0x0 0x100>;
|
2013-12-03 16:29:04 -07:00
|
|
|
interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_I2C3>;
|
|
|
|
clock-names = "div-clk";
|
|
|
|
resets = <&tegra_car 67>;
|
|
|
|
reset-names = "i2c";
|
|
|
|
dmas = <&apbdma 23>, <&apbdma 23>;
|
|
|
|
dma-names = "rx", "tx";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
i2c@7000c700 {
|
2013-12-03 16:29:04 -07:00
|
|
|
compatible = "nvidia,tegra124-i2c", "nvidia,tegra114-i2c";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7000c700 0x0 0x100>;
|
2013-12-03 16:29:04 -07:00
|
|
|
interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_I2C4>;
|
|
|
|
clock-names = "div-clk";
|
|
|
|
resets = <&tegra_car 103>;
|
|
|
|
reset-names = "i2c";
|
|
|
|
dmas = <&apbdma 26>, <&apbdma 26>;
|
|
|
|
dma-names = "rx", "tx";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
i2c@7000d000 {
|
2013-12-03 16:29:04 -07:00
|
|
|
compatible = "nvidia,tegra124-i2c", "nvidia,tegra114-i2c";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7000d000 0x0 0x100>;
|
2013-12-03 16:29:04 -07:00
|
|
|
interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_I2C5>;
|
|
|
|
clock-names = "div-clk";
|
|
|
|
resets = <&tegra_car 47>;
|
|
|
|
reset-names = "i2c";
|
|
|
|
dmas = <&apbdma 24>, <&apbdma 24>;
|
|
|
|
dma-names = "rx", "tx";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
i2c@7000d100 {
|
2013-12-03 16:29:04 -07:00
|
|
|
compatible = "nvidia,tegra124-i2c", "nvidia,tegra114-i2c";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7000d100 0x0 0x100>;
|
2013-12-03 16:29:04 -07:00
|
|
|
interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_I2C6>;
|
|
|
|
clock-names = "div-clk";
|
|
|
|
resets = <&tegra_car 166>;
|
|
|
|
reset-names = "i2c";
|
|
|
|
dmas = <&apbdma 30>, <&apbdma 30>;
|
|
|
|
dma-names = "rx", "tx";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
spi@7000d400 {
|
2013-12-13 09:24:05 -07:00
|
|
|
compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7000d400 0x0 0x200>;
|
2013-12-13 09:24:05 -07:00
|
|
|
interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_SBC1>;
|
|
|
|
clock-names = "spi";
|
|
|
|
resets = <&tegra_car 41>;
|
|
|
|
reset-names = "spi";
|
|
|
|
dmas = <&apbdma 15>, <&apbdma 15>;
|
|
|
|
dma-names = "rx", "tx";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
spi@7000d600 {
|
2013-12-13 09:24:05 -07:00
|
|
|
compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7000d600 0x0 0x200>;
|
2013-12-13 09:24:05 -07:00
|
|
|
interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_SBC2>;
|
|
|
|
clock-names = "spi";
|
|
|
|
resets = <&tegra_car 44>;
|
|
|
|
reset-names = "spi";
|
|
|
|
dmas = <&apbdma 16>, <&apbdma 16>;
|
|
|
|
dma-names = "rx", "tx";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
spi@7000d800 {
|
2013-12-13 09:24:05 -07:00
|
|
|
compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7000d800 0x0 0x200>;
|
2013-12-13 09:24:05 -07:00
|
|
|
interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_SBC3>;
|
|
|
|
clock-names = "spi";
|
|
|
|
resets = <&tegra_car 46>;
|
|
|
|
reset-names = "spi";
|
|
|
|
dmas = <&apbdma 17>, <&apbdma 17>;
|
|
|
|
dma-names = "rx", "tx";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
spi@7000da00 {
|
2013-12-13 09:24:05 -07:00
|
|
|
compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7000da00 0x0 0x200>;
|
2013-12-13 09:24:05 -07:00
|
|
|
interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_SBC4>;
|
|
|
|
clock-names = "spi";
|
|
|
|
resets = <&tegra_car 68>;
|
|
|
|
reset-names = "spi";
|
|
|
|
dmas = <&apbdma 18>, <&apbdma 18>;
|
|
|
|
dma-names = "rx", "tx";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
spi@7000dc00 {
|
2013-12-13 09:24:05 -07:00
|
|
|
compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7000dc00 0x0 0x200>;
|
2013-12-13 09:24:05 -07:00
|
|
|
interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_SBC5>;
|
|
|
|
clock-names = "spi";
|
|
|
|
resets = <&tegra_car 104>;
|
|
|
|
reset-names = "spi";
|
|
|
|
dmas = <&apbdma 27>, <&apbdma 27>;
|
|
|
|
dma-names = "rx", "tx";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
spi@7000de00 {
|
2013-12-13 09:24:05 -07:00
|
|
|
compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7000de00 0x0 0x200>;
|
2013-12-13 09:24:05 -07:00
|
|
|
interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_SBC6>;
|
|
|
|
clock-names = "spi";
|
|
|
|
resets = <&tegra_car 105>;
|
|
|
|
reset-names = "spi";
|
|
|
|
dmas = <&apbdma 28>, <&apbdma 28>;
|
|
|
|
dma-names = "rx", "tx";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
rtc@7000e000 {
|
2013-10-07 22:50:05 -06:00
|
|
|
compatible = "nvidia,tegra124-rtc", "nvidia,tegra20-rtc";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7000e000 0x0 0x100>;
|
2013-10-07 22:50:05 -06:00
|
|
|
interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
|
2013-10-08 01:47:40 -06:00
|
|
|
clocks = <&tegra_car TEGRA124_CLK_RTC>;
|
2013-10-07 22:50:05 -06:00
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
pmc@7000e400 {
|
2013-10-07 22:50:05 -06:00
|
|
|
compatible = "nvidia,tegra124-pmc";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7000e400 0x0 0x400>;
|
2013-10-08 01:47:40 -06:00
|
|
|
clocks = <&tegra_car TEGRA124_CLK_PCLK>, <&clk32k_in>;
|
|
|
|
clock-names = "pclk", "clk32k_in";
|
2013-10-07 22:50:05 -06:00
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
fuse@7000f800 {
|
2014-06-12 09:36:38 -06:00
|
|
|
compatible = "nvidia,tegra124-efuse";
|
|
|
|
reg = <0x0 0x7000f800 0x0 0x400>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_FUSE>;
|
|
|
|
clock-names = "fuse";
|
|
|
|
resets = <&tegra_car 39>;
|
|
|
|
reset-names = "fuse";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
mc: memory-controller@70019000 {
|
2014-04-16 01:09:34 -06:00
|
|
|
compatible = "nvidia,tegra124-mc";
|
|
|
|
reg = <0x0 0x70019000 0x0 0x1000>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_MC>;
|
|
|
|
clock-names = "mc";
|
|
|
|
|
|
|
|
interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
|
|
|
#iommu-cells = <1>;
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
emc: emc@7001b000 {
|
2015-03-12 08:48:00 -06:00
|
|
|
compatible = "nvidia,tegra124-emc";
|
|
|
|
reg = <0x0 0x7001b000 0x0 0x1000>;
|
|
|
|
|
|
|
|
nvidia,memory-controller = <&mc>;
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
sata@70020000 {
|
2014-07-16 02:54:17 -06:00
|
|
|
compatible = "nvidia,tegra124-ahci";
|
|
|
|
reg = <0x0 0x70027000 0x0 0x2000>, /* AHCI */
|
2015-09-24 02:00:05 -06:00
|
|
|
<0x0 0x70020000 0x0 0x7000>; /* SATA */
|
2014-07-16 02:54:17 -06:00
|
|
|
interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_SATA>,
|
2015-09-24 02:00:05 -06:00
|
|
|
<&tegra_car TEGRA124_CLK_SATA_OOB>,
|
|
|
|
<&tegra_car TEGRA124_CLK_CML1>,
|
|
|
|
<&tegra_car TEGRA124_CLK_PLL_E>;
|
2014-07-16 02:54:17 -06:00
|
|
|
clock-names = "sata", "sata-oob", "cml1", "pll_e";
|
|
|
|
resets = <&tegra_car 124>,
|
2015-09-24 02:00:05 -06:00
|
|
|
<&tegra_car 123>,
|
|
|
|
<&tegra_car 129>;
|
2014-07-16 02:54:17 -06:00
|
|
|
reset-names = "sata", "sata-oob", "sata-cold";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
hda@70030000 {
|
2014-05-19 20:35:45 -06:00
|
|
|
compatible = "nvidia,tegra124-hda", "nvidia,tegra30-hda";
|
|
|
|
reg = <0x0 0x70030000 0x0 0x10000>;
|
|
|
|
interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_HDA>,
|
2015-08-27 03:44:48 -06:00
|
|
|
<&tegra_car TEGRA124_CLK_HDA2HDMI>,
|
2014-05-19 20:35:45 -06:00
|
|
|
<&tegra_car TEGRA124_CLK_HDA2CODEC_2X>;
|
2015-04-10 15:36:00 -06:00
|
|
|
clock-names = "hda", "hda2hdmi", "hda2codec_2x";
|
2014-05-19 20:35:45 -06:00
|
|
|
resets = <&tegra_car 125>, /* hda */
|
|
|
|
<&tegra_car 128>, /* hda2hdmi */
|
|
|
|
<&tegra_car 111>; /* hda2codec_2x */
|
2015-04-10 15:36:00 -06:00
|
|
|
reset-names = "hda", "hda2hdmi", "hda2codec_2x";
|
2014-05-19 20:35:45 -06:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
usb@70090000 {
|
2016-02-11 10:12:22 -07:00
|
|
|
compatible = "nvidia,tegra124-xusb";
|
|
|
|
reg = <0x0 0x70090000 0x0 0x8000>,
|
|
|
|
<0x0 0x70098000 0x0 0x1000>,
|
|
|
|
<0x0 0x70099000 0x0 0x1000>;
|
|
|
|
reg-names = "hcd", "fpci", "ipfs";
|
|
|
|
|
|
|
|
interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_XUSB_HOST>,
|
|
|
|
<&tegra_car TEGRA124_CLK_XUSB_HOST_SRC>,
|
|
|
|
<&tegra_car TEGRA124_CLK_XUSB_FALCON_SRC>,
|
|
|
|
<&tegra_car TEGRA124_CLK_XUSB_SS>,
|
|
|
|
<&tegra_car TEGRA124_CLK_XUSB_SS_DIV2>,
|
|
|
|
<&tegra_car TEGRA124_CLK_XUSB_SS_SRC>,
|
|
|
|
<&tegra_car TEGRA124_CLK_XUSB_HS_SRC>,
|
|
|
|
<&tegra_car TEGRA124_CLK_XUSB_FS_SRC>,
|
|
|
|
<&tegra_car TEGRA124_CLK_PLL_U_480M>,
|
|
|
|
<&tegra_car TEGRA124_CLK_CLK_M>,
|
|
|
|
<&tegra_car TEGRA124_CLK_PLL_E>;
|
|
|
|
clock-names = "xusb_host", "xusb_host_src",
|
|
|
|
"xusb_falcon_src", "xusb_ss",
|
|
|
|
"xusb_ss_div2", "xusb_ss_src",
|
|
|
|
"xusb_hs_src", "xusb_fs_src",
|
|
|
|
"pll_u_480m", "clk_m", "pll_e";
|
|
|
|
resets = <&tegra_car 89>, <&tegra_car 156>,
|
|
|
|
<&tegra_car 143>;
|
|
|
|
reset-names = "xusb_host", "xusb_ss", "xusb_src";
|
|
|
|
|
|
|
|
nvidia,xusb-padctl = <&padctl>;
|
|
|
|
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
padctl: padctl@7009f000 {
|
2014-06-19 05:37:09 -06:00
|
|
|
compatible = "nvidia,tegra124-xusb-padctl";
|
|
|
|
reg = <0x0 0x7009f000 0x0 0x1000>;
|
|
|
|
resets = <&tegra_car 142>;
|
|
|
|
reset-names = "padctl";
|
|
|
|
|
2015-11-11 10:22:55 -07:00
|
|
|
pads {
|
|
|
|
usb2 {
|
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
lanes {
|
|
|
|
usb2-0 {
|
|
|
|
status = "disabled";
|
|
|
|
#phy-cells = <0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
usb2-1 {
|
|
|
|
status = "disabled";
|
|
|
|
#phy-cells = <0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
usb2-2 {
|
|
|
|
status = "disabled";
|
|
|
|
#phy-cells = <0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
ulpi {
|
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
lanes {
|
|
|
|
ulpi-0 {
|
|
|
|
status = "disabled";
|
|
|
|
#phy-cells = <0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
hsic {
|
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
lanes {
|
|
|
|
hsic-0 {
|
|
|
|
status = "disabled";
|
|
|
|
#phy-cells = <0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
hsic-1 {
|
|
|
|
status = "disabled";
|
|
|
|
#phy-cells = <0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
pcie {
|
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
lanes {
|
|
|
|
pcie-0 {
|
|
|
|
status = "disabled";
|
|
|
|
#phy-cells = <0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pcie-1 {
|
|
|
|
status = "disabled";
|
|
|
|
#phy-cells = <0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pcie-2 {
|
|
|
|
status = "disabled";
|
|
|
|
#phy-cells = <0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pcie-3 {
|
|
|
|
status = "disabled";
|
|
|
|
#phy-cells = <0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pcie-4 {
|
|
|
|
status = "disabled";
|
|
|
|
#phy-cells = <0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
sata {
|
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
lanes {
|
|
|
|
sata-0 {
|
|
|
|
status = "disabled";
|
|
|
|
#phy-cells = <0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
ports {
|
|
|
|
usb2-0 {
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
usb2-1 {
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
usb2-2 {
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
ulpi-0 {
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
hsic-0 {
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
hsic-1 {
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
usb3-0 {
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
usb3-1 {
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
};
|
2014-06-19 05:37:09 -06:00
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
sdhci@700b0000 {
|
2013-10-31 17:23:05 -06:00
|
|
|
compatible = "nvidia,tegra124-sdhci";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x700b0000 0x0 0x200>;
|
2013-10-31 17:23:05 -06:00
|
|
|
interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_SDMMC1>;
|
|
|
|
resets = <&tegra_car 14>;
|
|
|
|
reset-names = "sdhci";
|
2014-02-25 08:31:40 -07:00
|
|
|
status = "disabled";
|
2013-10-31 17:23:05 -06:00
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
sdhci@700b0200 {
|
2013-10-31 17:23:05 -06:00
|
|
|
compatible = "nvidia,tegra124-sdhci";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x700b0200 0x0 0x200>;
|
2013-10-31 17:23:05 -06:00
|
|
|
interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_SDMMC2>;
|
|
|
|
resets = <&tegra_car 9>;
|
|
|
|
reset-names = "sdhci";
|
2014-02-25 08:31:40 -07:00
|
|
|
status = "disabled";
|
2013-10-31 17:23:05 -06:00
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
sdhci@700b0400 {
|
2013-10-31 17:23:05 -06:00
|
|
|
compatible = "nvidia,tegra124-sdhci";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x700b0400 0x0 0x200>;
|
2013-10-31 17:23:05 -06:00
|
|
|
interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_SDMMC3>;
|
|
|
|
resets = <&tegra_car 69>;
|
|
|
|
reset-names = "sdhci";
|
2014-02-25 08:31:40 -07:00
|
|
|
status = "disabled";
|
2013-10-31 17:23:05 -06:00
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
sdhci@700b0600 {
|
2013-10-31 17:23:05 -06:00
|
|
|
compatible = "nvidia,tegra124-sdhci";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x700b0600 0x0 0x200>;
|
2013-10-31 17:23:05 -06:00
|
|
|
interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_SDMMC4>;
|
|
|
|
resets = <&tegra_car 15>;
|
|
|
|
reset-names = "sdhci";
|
2014-02-25 08:31:40 -07:00
|
|
|
status = "disabled";
|
2013-10-31 17:23:05 -06:00
|
|
|
};
|
|
|
|
|
2017-09-11 06:29:50 -06:00
|
|
|
cec@70015000 {
|
|
|
|
compatible = "nvidia,tegra124-cec";
|
|
|
|
reg = <0x0 0x70015000 0x0 0x00001000>;
|
|
|
|
interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_CEC>;
|
|
|
|
clock-names = "cec";
|
|
|
|
status = "disabled";
|
|
|
|
hdmi-phandle = <&hdmi>;
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
soctherm: thermal-sensor@700e2000 {
|
2014-09-26 03:43:11 -06:00
|
|
|
compatible = "nvidia,tegra124-soctherm";
|
2016-05-11 04:20:20 -06:00
|
|
|
reg = <0x0 0x700e2000 0x0 0x600 /* SOC_THERM reg_base */
|
|
|
|
0x0 0x60006000 0x0 0x400>; /* CAR reg_base */
|
|
|
|
reg-names = "soctherm-reg", "car-reg";
|
2014-09-26 03:43:11 -06:00
|
|
|
interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_TSENSOR>,
|
|
|
|
<&tegra_car TEGRA124_CLK_SOC_THERM>;
|
|
|
|
clock-names = "tsensor", "soctherm";
|
|
|
|
resets = <&tegra_car 78>;
|
|
|
|
reset-names = "soctherm";
|
|
|
|
#thermal-sensor-cells = <1>;
|
2016-05-11 04:20:20 -06:00
|
|
|
|
|
|
|
throttle-cfgs {
|
|
|
|
throttle_heavy: heavy {
|
|
|
|
nvidia,priority = <100>;
|
|
|
|
nvidia,cpu-throt-percent = <85>;
|
|
|
|
|
|
|
|
#cooling-cells = <2>;
|
|
|
|
};
|
|
|
|
};
|
2014-09-26 03:43:11 -06:00
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
dfll: clock@70110000 {
|
2015-05-13 08:58:44 -06:00
|
|
|
compatible = "nvidia,tegra124-dfll";
|
|
|
|
reg = <0 0x70110000 0 0x100>, /* DFLL control */
|
|
|
|
<0 0x70110000 0 0x100>, /* I2C output control */
|
|
|
|
<0 0x70110100 0 0x100>, /* Integrated I2C controller */
|
|
|
|
<0 0x70110200 0 0x100>; /* Look-up table RAM */
|
|
|
|
interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_DFLL_SOC>,
|
|
|
|
<&tegra_car TEGRA124_CLK_DFLL_REF>,
|
|
|
|
<&tegra_car TEGRA124_CLK_I2C5>;
|
|
|
|
clock-names = "soc", "ref", "i2c";
|
|
|
|
resets = <&tegra_car TEGRA124_RST_DFLL_DVCO>;
|
|
|
|
reset-names = "dvco";
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-output-names = "dfllCPU_out";
|
|
|
|
nvidia,sample-rate = <12500>;
|
|
|
|
nvidia,droop-ctrl = <0x00000f00>;
|
|
|
|
nvidia,force-mode = <1>;
|
|
|
|
nvidia,cf = <10>;
|
|
|
|
nvidia,ci = <0>;
|
|
|
|
nvidia,cg = <2>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
ahub@70300000 {
|
2013-12-04 15:05:51 -07:00
|
|
|
compatible = "nvidia,tegra124-ahub";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x70300000 0x0 0x200>,
|
|
|
|
<0x0 0x70300800 0x0 0x800>,
|
|
|
|
<0x0 0x70300200 0x0 0x600>;
|
2013-12-04 15:05:51 -07:00
|
|
|
interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_D_AUDIO>,
|
|
|
|
<&tegra_car TEGRA124_CLK_APBIF>;
|
|
|
|
clock-names = "d_audio", "apbif";
|
|
|
|
resets = <&tegra_car 106>, /* d_audio */
|
|
|
|
<&tegra_car 107>, /* apbif */
|
|
|
|
<&tegra_car 30>, /* i2s0 */
|
|
|
|
<&tegra_car 11>, /* i2s1 */
|
|
|
|
<&tegra_car 18>, /* i2s2 */
|
|
|
|
<&tegra_car 101>, /* i2s3 */
|
|
|
|
<&tegra_car 102>, /* i2s4 */
|
|
|
|
<&tegra_car 108>, /* dam0 */
|
|
|
|
<&tegra_car 109>, /* dam1 */
|
|
|
|
<&tegra_car 110>, /* dam2 */
|
|
|
|
<&tegra_car 10>, /* spdif */
|
|
|
|
<&tegra_car 153>, /* amx */
|
|
|
|
<&tegra_car 185>, /* amx1 */
|
|
|
|
<&tegra_car 154>, /* adx */
|
|
|
|
<&tegra_car 180>, /* adx1 */
|
|
|
|
<&tegra_car 186>, /* afc0 */
|
|
|
|
<&tegra_car 187>, /* afc1 */
|
|
|
|
<&tegra_car 188>, /* afc2 */
|
|
|
|
<&tegra_car 189>, /* afc3 */
|
|
|
|
<&tegra_car 190>, /* afc4 */
|
|
|
|
<&tegra_car 191>; /* afc5 */
|
|
|
|
reset-names = "d_audio", "apbif", "i2s0", "i2s1", "i2s2",
|
|
|
|
"i2s3", "i2s4", "dam0", "dam1", "dam2",
|
|
|
|
"spdif", "amx", "amx1", "adx", "adx1",
|
|
|
|
"afc0", "afc1", "afc2", "afc3", "afc4", "afc5";
|
|
|
|
dmas = <&apbdma 1>, <&apbdma 1>,
|
|
|
|
<&apbdma 2>, <&apbdma 2>,
|
|
|
|
<&apbdma 3>, <&apbdma 3>,
|
|
|
|
<&apbdma 4>, <&apbdma 4>,
|
|
|
|
<&apbdma 6>, <&apbdma 6>,
|
|
|
|
<&apbdma 7>, <&apbdma 7>,
|
|
|
|
<&apbdma 12>, <&apbdma 12>,
|
|
|
|
<&apbdma 13>, <&apbdma 13>,
|
|
|
|
<&apbdma 14>, <&apbdma 14>,
|
|
|
|
<&apbdma 29>, <&apbdma 29>;
|
|
|
|
dma-names = "rx0", "tx0", "rx1", "tx1", "rx2", "tx2",
|
|
|
|
"rx3", "tx3", "rx4", "tx4", "rx5", "tx5",
|
|
|
|
"rx6", "tx6", "rx7", "tx7", "rx8", "tx8",
|
|
|
|
"rx9", "tx9";
|
|
|
|
ranges;
|
2014-03-03 14:51:15 -07:00
|
|
|
#address-cells = <2>;
|
|
|
|
#size-cells = <2>;
|
2013-12-04 15:05:51 -07:00
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
tegra_i2s0: i2s@70301000 {
|
2013-12-04 15:05:51 -07:00
|
|
|
compatible = "nvidia,tegra124-i2s";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x70301000 0x0 0x100>;
|
2013-12-04 15:05:51 -07:00
|
|
|
nvidia,ahub-cif-ids = <4 4>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_I2S0>;
|
|
|
|
resets = <&tegra_car 30>;
|
|
|
|
reset-names = "i2s";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
tegra_i2s1: i2s@70301100 {
|
2013-12-04 15:05:51 -07:00
|
|
|
compatible = "nvidia,tegra124-i2s";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x70301100 0x0 0x100>;
|
2013-12-04 15:05:51 -07:00
|
|
|
nvidia,ahub-cif-ids = <5 5>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_I2S1>;
|
|
|
|
resets = <&tegra_car 11>;
|
|
|
|
reset-names = "i2s";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
tegra_i2s2: i2s@70301200 {
|
2013-12-04 15:05:51 -07:00
|
|
|
compatible = "nvidia,tegra124-i2s";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x70301200 0x0 0x100>;
|
2013-12-04 15:05:51 -07:00
|
|
|
nvidia,ahub-cif-ids = <6 6>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_I2S2>;
|
|
|
|
resets = <&tegra_car 18>;
|
|
|
|
reset-names = "i2s";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
tegra_i2s3: i2s@70301300 {
|
2013-12-04 15:05:51 -07:00
|
|
|
compatible = "nvidia,tegra124-i2s";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x70301300 0x0 0x100>;
|
2013-12-04 15:05:51 -07:00
|
|
|
nvidia,ahub-cif-ids = <7 7>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_I2S3>;
|
|
|
|
resets = <&tegra_car 101>;
|
|
|
|
reset-names = "i2s";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
tegra_i2s4: i2s@70301400 {
|
2013-12-04 15:05:51 -07:00
|
|
|
compatible = "nvidia,tegra124-i2s";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x70301400 0x0 0x100>;
|
2013-12-04 15:05:51 -07:00
|
|
|
nvidia,ahub-cif-ids = <8 8>;
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_I2S4>;
|
|
|
|
resets = <&tegra_car 102>;
|
|
|
|
reset-names = "i2s";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
usb@7d000000 {
|
2014-02-28 09:40:25 -07:00
|
|
|
compatible = "nvidia,tegra124-ehci", "nvidia,tegra30-ehci", "usb-ehci";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7d000000 0x0 0x4000>;
|
2014-02-28 09:40:25 -07:00
|
|
|
interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
phy_type = "utmi";
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_USBD>;
|
|
|
|
resets = <&tegra_car 22>;
|
|
|
|
reset-names = "usb";
|
|
|
|
nvidia,phy = <&phy1>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
phy1: usb-phy@7d000000 {
|
2014-02-28 09:40:25 -07:00
|
|
|
compatible = "nvidia,tegra124-usb-phy", "nvidia,tegra30-usb-phy";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7d000000 0x0 0x4000>,
|
|
|
|
<0x0 0x7d000000 0x0 0x4000>;
|
2014-02-28 09:40:25 -07:00
|
|
|
phy_type = "utmi";
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_USBD>,
|
|
|
|
<&tegra_car TEGRA124_CLK_PLL_U>,
|
|
|
|
<&tegra_car TEGRA124_CLK_USBD>;
|
|
|
|
clock-names = "reg", "pll_u", "utmi-pads";
|
2015-04-03 01:21:11 -06:00
|
|
|
resets = <&tegra_car 22>, <&tegra_car 22>;
|
2014-07-03 19:09:37 -06:00
|
|
|
reset-names = "usb", "utmi-pads";
|
2014-02-28 09:40:25 -07:00
|
|
|
nvidia,hssync-start-delay = <0>;
|
|
|
|
nvidia,idle-wait-delay = <17>;
|
|
|
|
nvidia,elastic-limit = <16>;
|
|
|
|
nvidia,term-range-adj = <6>;
|
|
|
|
nvidia,xcvr-setup = <9>;
|
|
|
|
nvidia,xcvr-lsfslew = <0>;
|
|
|
|
nvidia,xcvr-lsrslew = <3>;
|
|
|
|
nvidia,hssquelch-level = <2>;
|
|
|
|
nvidia,hsdiscon-level = <5>;
|
|
|
|
nvidia,xcvr-hsslew = <12>;
|
2015-04-03 01:21:11 -06:00
|
|
|
nvidia,has-utmi-pad-registers;
|
2014-02-28 09:40:25 -07:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
usb@7d004000 {
|
2014-02-28 09:40:25 -07:00
|
|
|
compatible = "nvidia,tegra124-ehci", "nvidia,tegra30-ehci", "usb-ehci";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7d004000 0x0 0x4000>;
|
2014-02-28 09:40:25 -07:00
|
|
|
interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
phy_type = "utmi";
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_USB2>;
|
|
|
|
resets = <&tegra_car 58>;
|
|
|
|
reset-names = "usb";
|
|
|
|
nvidia,phy = <&phy2>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
phy2: usb-phy@7d004000 {
|
2014-02-28 09:40:25 -07:00
|
|
|
compatible = "nvidia,tegra124-usb-phy", "nvidia,tegra30-usb-phy";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7d004000 0x0 0x4000>,
|
|
|
|
<0x0 0x7d000000 0x0 0x4000>;
|
2014-02-28 09:40:25 -07:00
|
|
|
phy_type = "utmi";
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_USB2>,
|
|
|
|
<&tegra_car TEGRA124_CLK_PLL_U>,
|
|
|
|
<&tegra_car TEGRA124_CLK_USBD>;
|
|
|
|
clock-names = "reg", "pll_u", "utmi-pads";
|
2015-04-03 01:21:11 -06:00
|
|
|
resets = <&tegra_car 58>, <&tegra_car 22>;
|
2014-07-03 19:09:37 -06:00
|
|
|
reset-names = "usb", "utmi-pads";
|
2014-02-28 09:40:25 -07:00
|
|
|
nvidia,hssync-start-delay = <0>;
|
|
|
|
nvidia,idle-wait-delay = <17>;
|
|
|
|
nvidia,elastic-limit = <16>;
|
|
|
|
nvidia,term-range-adj = <6>;
|
|
|
|
nvidia,xcvr-setup = <9>;
|
|
|
|
nvidia,xcvr-lsfslew = <0>;
|
|
|
|
nvidia,xcvr-lsrslew = <3>;
|
|
|
|
nvidia,hssquelch-level = <2>;
|
|
|
|
nvidia,hsdiscon-level = <5>;
|
|
|
|
nvidia,xcvr-hsslew = <12>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
usb@7d008000 {
|
2014-02-28 09:40:25 -07:00
|
|
|
compatible = "nvidia,tegra124-ehci", "nvidia,tegra30-ehci", "usb-ehci";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7d008000 0x0 0x4000>;
|
2014-02-28 09:40:25 -07:00
|
|
|
interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
phy_type = "utmi";
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_USB3>;
|
|
|
|
resets = <&tegra_car 59>;
|
|
|
|
reset-names = "usb";
|
|
|
|
nvidia,phy = <&phy3>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-29 16:21:37 -06:00
|
|
|
phy3: usb-phy@7d008000 {
|
2014-02-28 09:40:25 -07:00
|
|
|
compatible = "nvidia,tegra124-usb-phy", "nvidia,tegra30-usb-phy";
|
2014-03-03 14:51:15 -07:00
|
|
|
reg = <0x0 0x7d008000 0x0 0x4000>,
|
|
|
|
<0x0 0x7d000000 0x0 0x4000>;
|
2014-02-28 09:40:25 -07:00
|
|
|
phy_type = "utmi";
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_USB3>,
|
|
|
|
<&tegra_car TEGRA124_CLK_PLL_U>,
|
|
|
|
<&tegra_car TEGRA124_CLK_USBD>;
|
|
|
|
clock-names = "reg", "pll_u", "utmi-pads";
|
2015-04-03 01:21:11 -06:00
|
|
|
resets = <&tegra_car 59>, <&tegra_car 22>;
|
2014-07-03 19:09:37 -06:00
|
|
|
reset-names = "usb", "utmi-pads";
|
2014-02-28 09:40:25 -07:00
|
|
|
nvidia,hssync-start-delay = <0>;
|
|
|
|
nvidia,idle-wait-delay = <17>;
|
|
|
|
nvidia,elastic-limit = <16>;
|
|
|
|
nvidia,term-range-adj = <6>;
|
|
|
|
nvidia,xcvr-setup = <9>;
|
|
|
|
nvidia,xcvr-lsfslew = <0>;
|
|
|
|
nvidia,xcvr-lsrslew = <3>;
|
|
|
|
nvidia,hssquelch-level = <2>;
|
|
|
|
nvidia,hsdiscon-level = <5>;
|
|
|
|
nvidia,xcvr-hsslew = <12>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-10-07 22:50:05 -06:00
|
|
|
cpus {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
cpu@0 {
|
|
|
|
device_type = "cpu";
|
|
|
|
compatible = "arm,cortex-a15";
|
|
|
|
reg = <0>;
|
2015-05-13 08:58:49 -06:00
|
|
|
|
|
|
|
clocks = <&tegra_car TEGRA124_CLK_CCLK_G>,
|
|
|
|
<&tegra_car TEGRA124_CLK_CCLK_LP>,
|
|
|
|
<&tegra_car TEGRA124_CLK_PLL_X>,
|
|
|
|
<&tegra_car TEGRA124_CLK_PLL_P>,
|
|
|
|
<&dfll>;
|
|
|
|
clock-names = "cpu_g", "cpu_lp", "pll_x", "pll_p", "dfll";
|
|
|
|
/* FIXME: what's the actual transition time? */
|
|
|
|
clock-latency = <300000>;
|
2013-10-07 22:50:05 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
cpu@1 {
|
|
|
|
device_type = "cpu";
|
|
|
|
compatible = "arm,cortex-a15";
|
|
|
|
reg = <1>;
|
|
|
|
};
|
|
|
|
|
|
|
|
cpu@2 {
|
|
|
|
device_type = "cpu";
|
|
|
|
compatible = "arm,cortex-a15";
|
|
|
|
reg = <2>;
|
|
|
|
};
|
|
|
|
|
|
|
|
cpu@3 {
|
|
|
|
device_type = "cpu";
|
|
|
|
compatible = "arm,cortex-a15";
|
|
|
|
reg = <3>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2015-07-13 11:35:45 -06:00
|
|
|
pmu {
|
|
|
|
compatible = "arm,cortex-a15-pmu";
|
|
|
|
interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
interrupt-affinity = <&{/cpus/cpu@0}>,
|
|
|
|
<&{/cpus/cpu@1}>,
|
|
|
|
<&{/cpus/cpu@2}>,
|
|
|
|
<&{/cpus/cpu@3}>;
|
|
|
|
};
|
|
|
|
|
2014-09-26 03:43:11 -06:00
|
|
|
thermal-zones {
|
|
|
|
cpu {
|
|
|
|
polling-delay-passive = <1000>;
|
|
|
|
polling-delay = <1000>;
|
|
|
|
|
|
|
|
thermal-sensors =
|
|
|
|
<&soctherm TEGRA124_SOCTHERM_SENSOR_CPU>;
|
2016-05-11 04:20:19 -06:00
|
|
|
|
|
|
|
trips {
|
|
|
|
cpu-shutdown-trip {
|
|
|
|
temperature = <103000>;
|
|
|
|
hysteresis = <0>;
|
|
|
|
type = "critical";
|
|
|
|
};
|
2016-05-11 04:20:20 -06:00
|
|
|
cpu_throttle_trip: throttle-trip {
|
|
|
|
temperature = <100000>;
|
|
|
|
hysteresis = <1000>;
|
|
|
|
type = "hot";
|
|
|
|
};
|
2016-05-11 04:20:19 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
cooling-maps {
|
2016-05-11 04:20:20 -06:00
|
|
|
map0 {
|
|
|
|
trip = <&cpu_throttle_trip>;
|
|
|
|
cooling-device = <&throttle_heavy 1 1>;
|
|
|
|
};
|
2016-05-11 04:20:19 -06:00
|
|
|
};
|
2014-09-26 03:43:11 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
mem {
|
|
|
|
polling-delay-passive = <1000>;
|
|
|
|
polling-delay = <1000>;
|
|
|
|
|
|
|
|
thermal-sensors =
|
|
|
|
<&soctherm TEGRA124_SOCTHERM_SENSOR_MEM>;
|
2016-05-11 04:20:19 -06:00
|
|
|
|
|
|
|
trips {
|
|
|
|
mem-shutdown-trip {
|
|
|
|
temperature = <103000>;
|
|
|
|
hysteresis = <0>;
|
|
|
|
type = "critical";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
cooling-maps {
|
|
|
|
/*
|
|
|
|
* There are currently no cooling maps,
|
|
|
|
* because there are no cooling devices.
|
|
|
|
*/
|
|
|
|
};
|
2014-09-26 03:43:11 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
gpu {
|
|
|
|
polling-delay-passive = <1000>;
|
|
|
|
polling-delay = <1000>;
|
|
|
|
|
|
|
|
thermal-sensors =
|
|
|
|
<&soctherm TEGRA124_SOCTHERM_SENSOR_GPU>;
|
2016-05-11 04:20:19 -06:00
|
|
|
|
|
|
|
trips {
|
|
|
|
gpu-shutdown-trip {
|
|
|
|
temperature = <101000>;
|
|
|
|
hysteresis = <0>;
|
|
|
|
type = "critical";
|
|
|
|
};
|
2016-05-11 04:20:20 -06:00
|
|
|
gpu_throttle_trip: throttle-trip {
|
|
|
|
temperature = <99000>;
|
|
|
|
hysteresis = <1000>;
|
|
|
|
type = "hot";
|
|
|
|
};
|
2016-05-11 04:20:19 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
cooling-maps {
|
2016-05-11 04:20:20 -06:00
|
|
|
map0 {
|
|
|
|
trip = <&gpu_throttle_trip>;
|
|
|
|
cooling-device = <&throttle_heavy 1 1>;
|
|
|
|
};
|
2016-05-11 04:20:19 -06:00
|
|
|
};
|
2014-09-26 03:43:11 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
pllx {
|
|
|
|
polling-delay-passive = <1000>;
|
|
|
|
polling-delay = <1000>;
|
|
|
|
|
|
|
|
thermal-sensors =
|
|
|
|
<&soctherm TEGRA124_SOCTHERM_SENSOR_PLLX>;
|
2016-05-11 04:20:19 -06:00
|
|
|
|
|
|
|
trips {
|
|
|
|
pllx-shutdown-trip {
|
|
|
|
temperature = <103000>;
|
|
|
|
hysteresis = <0>;
|
|
|
|
type = "critical";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
cooling-maps {
|
|
|
|
/*
|
|
|
|
* There are currently no cooling maps,
|
|
|
|
* because there are no cooling devices.
|
|
|
|
*/
|
|
|
|
};
|
2014-09-26 03:43:11 -06:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-10-07 22:50:05 -06:00
|
|
|
timer {
|
|
|
|
compatible = "arm,armv7-timer";
|
|
|
|
interrupts = <GIC_PPI 13
|
|
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
|
|
|
<GIC_PPI 14
|
|
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
|
|
|
<GIC_PPI 11
|
|
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
|
|
|
<GIC_PPI 10
|
|
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
|
2015-03-11 09:43:01 -06:00
|
|
|
interrupt-parent = <&gic>;
|
2013-10-07 22:50:05 -06:00
|
|
|
};
|
|
|
|
};
|