2009-11-03 02:23:50 -07:00
|
|
|
/*
|
|
|
|
* linux/drivers/video/omap2/dss/dss.c
|
|
|
|
*
|
|
|
|
* Copyright (C) 2009 Nokia Corporation
|
|
|
|
* Author: Tomi Valkeinen <tomi.valkeinen@nokia.com>
|
|
|
|
*
|
|
|
|
* Some code and ideas taken from drivers/video/omap/ driver
|
|
|
|
* by Imre Deak.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License version 2 as published by
|
|
|
|
* the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
|
|
* more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License along with
|
|
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define DSS_SUBSYS_NAME "DSS"
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/io.h>
|
|
|
|
#include <linux/err.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/seq_file.h>
|
|
|
|
#include <linux/clk.h>
|
2011-05-23 02:51:18 -06:00
|
|
|
#include <linux/platform_device.h>
|
2009-11-03 02:23:50 -07:00
|
|
|
|
2011-05-11 05:05:07 -06:00
|
|
|
#include <video/omapdss.h>
|
2011-01-23 23:21:58 -07:00
|
|
|
#include <plat/clock.h>
|
2009-11-03 02:23:50 -07:00
|
|
|
#include "dss.h"
|
2011-02-24 05:18:50 -07:00
|
|
|
#include "dss_features.h"
|
2009-11-03 02:23:50 -07:00
|
|
|
|
|
|
|
#define DSS_SZ_REGS SZ_512
|
|
|
|
|
|
|
|
struct dss_reg {
|
|
|
|
u16 idx;
|
|
|
|
};
|
|
|
|
|
|
|
|
#define DSS_REG(idx) ((const struct dss_reg) { idx })
|
|
|
|
|
|
|
|
#define DSS_REVISION DSS_REG(0x0000)
|
|
|
|
#define DSS_SYSCONFIG DSS_REG(0x0010)
|
|
|
|
#define DSS_SYSSTATUS DSS_REG(0x0014)
|
|
|
|
#define DSS_CONTROL DSS_REG(0x0040)
|
|
|
|
#define DSS_SDI_CONTROL DSS_REG(0x0044)
|
|
|
|
#define DSS_PLL_CONTROL DSS_REG(0x0048)
|
|
|
|
#define DSS_SDI_STATUS DSS_REG(0x005C)
|
|
|
|
|
|
|
|
#define REG_GET(idx, start, end) \
|
|
|
|
FLD_GET(dss_read_reg(idx), start, end)
|
|
|
|
|
|
|
|
#define REG_FLD_MOD(idx, val, start, end) \
|
|
|
|
dss_write_reg(idx, FLD_MOD(dss_read_reg(idx), val, start, end))
|
|
|
|
|
|
|
|
static struct {
|
2011-01-23 23:21:57 -07:00
|
|
|
struct platform_device *pdev;
|
2009-11-03 02:23:50 -07:00
|
|
|
void __iomem *base;
|
2011-05-23 06:46:54 -06:00
|
|
|
int ctx_loss_cnt;
|
2009-11-03 02:23:50 -07:00
|
|
|
|
|
|
|
struct clk *dpll4_m4_ck;
|
2011-01-23 23:21:58 -07:00
|
|
|
struct clk *dss_ick;
|
2011-01-31 09:27:45 -07:00
|
|
|
struct clk *dss_fck;
|
|
|
|
struct clk *dss_sys_clk;
|
|
|
|
struct clk *dss_tv_fck;
|
|
|
|
struct clk *dss_video_fck;
|
2011-01-23 23:21:58 -07:00
|
|
|
unsigned num_clks_enabled;
|
2009-11-03 02:23:50 -07:00
|
|
|
|
|
|
|
unsigned long cache_req_pck;
|
|
|
|
unsigned long cache_prate;
|
|
|
|
struct dss_clock_info cache_dss_cinfo;
|
|
|
|
struct dispc_clock_info cache_dispc_cinfo;
|
|
|
|
|
2011-05-12 05:56:29 -06:00
|
|
|
enum omap_dss_clk_source dsi_clk_source[MAX_NUM_DSI];
|
2011-04-12 02:22:23 -06:00
|
|
|
enum omap_dss_clk_source dispc_clk_source;
|
|
|
|
enum omap_dss_clk_source lcd_clk_source[MAX_DSS_LCD_MANAGERS];
|
2010-01-08 09:00:36 -07:00
|
|
|
|
2009-11-03 02:23:50 -07:00
|
|
|
u32 ctx[DSS_SZ_REGS / sizeof(u32)];
|
|
|
|
} dss;
|
|
|
|
|
2011-03-14 22:28:21 -06:00
|
|
|
static const char * const dss_generic_clk_source_names[] = {
|
2011-04-12 02:22:23 -06:00
|
|
|
[OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC] = "DSI_PLL_HSDIV_DISPC",
|
|
|
|
[OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DSI] = "DSI_PLL_HSDIV_DSI",
|
|
|
|
[OMAP_DSS_CLK_SRC_FCK] = "DSS_FCK",
|
2011-03-01 23:27:25 -07:00
|
|
|
};
|
|
|
|
|
2011-01-23 23:21:58 -07:00
|
|
|
static void dss_clk_enable_all_no_ctx(void);
|
|
|
|
static void dss_clk_disable_all_no_ctx(void);
|
|
|
|
static void dss_clk_enable_no_ctx(enum dss_clock clks);
|
|
|
|
static void dss_clk_disable_no_ctx(enum dss_clock clks);
|
|
|
|
|
2009-11-03 02:23:50 -07:00
|
|
|
static int _omap_dss_wait_reset(void);
|
|
|
|
|
|
|
|
static inline void dss_write_reg(const struct dss_reg idx, u32 val)
|
|
|
|
{
|
|
|
|
__raw_writel(val, dss.base + idx.idx);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline u32 dss_read_reg(const struct dss_reg idx)
|
|
|
|
{
|
|
|
|
return __raw_readl(dss.base + idx.idx);
|
|
|
|
}
|
|
|
|
|
|
|
|
#define SR(reg) \
|
|
|
|
dss.ctx[(DSS_##reg).idx / sizeof(u32)] = dss_read_reg(DSS_##reg)
|
|
|
|
#define RR(reg) \
|
|
|
|
dss_write_reg(DSS_##reg, dss.ctx[(DSS_##reg).idx / sizeof(u32)])
|
|
|
|
|
|
|
|
void dss_save_context(void)
|
|
|
|
{
|
|
|
|
if (cpu_is_omap24xx())
|
|
|
|
return;
|
|
|
|
|
|
|
|
SR(SYSCONFIG);
|
|
|
|
SR(CONTROL);
|
|
|
|
|
2011-02-24 05:18:50 -07:00
|
|
|
if (dss_feat_get_supported_displays(OMAP_DSS_CHANNEL_LCD) &
|
|
|
|
OMAP_DISPLAY_TYPE_SDI) {
|
|
|
|
SR(SDI_CONTROL);
|
|
|
|
SR(PLL_CONTROL);
|
|
|
|
}
|
2009-11-03 02:23:50 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
void dss_restore_context(void)
|
|
|
|
{
|
|
|
|
if (_omap_dss_wait_reset())
|
|
|
|
DSSERR("DSS not coming out of reset after sleep\n");
|
|
|
|
|
|
|
|
RR(SYSCONFIG);
|
|
|
|
RR(CONTROL);
|
|
|
|
|
2011-02-24 05:18:50 -07:00
|
|
|
if (dss_feat_get_supported_displays(OMAP_DSS_CHANNEL_LCD) &
|
|
|
|
OMAP_DISPLAY_TYPE_SDI) {
|
|
|
|
RR(SDI_CONTROL);
|
|
|
|
RR(PLL_CONTROL);
|
|
|
|
}
|
2009-11-03 02:23:50 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
#undef SR
|
|
|
|
#undef RR
|
|
|
|
|
|
|
|
void dss_sdi_init(u8 datapairs)
|
|
|
|
{
|
|
|
|
u32 l;
|
|
|
|
|
|
|
|
BUG_ON(datapairs > 3 || datapairs < 1);
|
|
|
|
|
|
|
|
l = dss_read_reg(DSS_SDI_CONTROL);
|
|
|
|
l = FLD_MOD(l, 0xf, 19, 15); /* SDI_PDIV */
|
|
|
|
l = FLD_MOD(l, datapairs-1, 3, 2); /* SDI_PRSEL */
|
|
|
|
l = FLD_MOD(l, 2, 1, 0); /* SDI_BWSEL */
|
|
|
|
dss_write_reg(DSS_SDI_CONTROL, l);
|
|
|
|
|
|
|
|
l = dss_read_reg(DSS_PLL_CONTROL);
|
|
|
|
l = FLD_MOD(l, 0x7, 25, 22); /* SDI_PLL_FREQSEL */
|
|
|
|
l = FLD_MOD(l, 0xb, 16, 11); /* SDI_PLL_REGN */
|
|
|
|
l = FLD_MOD(l, 0xb4, 10, 1); /* SDI_PLL_REGM */
|
|
|
|
dss_write_reg(DSS_PLL_CONTROL, l);
|
|
|
|
}
|
|
|
|
|
|
|
|
int dss_sdi_enable(void)
|
|
|
|
{
|
|
|
|
unsigned long timeout;
|
|
|
|
|
|
|
|
dispc_pck_free_enable(1);
|
|
|
|
|
|
|
|
/* Reset SDI PLL */
|
|
|
|
REG_FLD_MOD(DSS_PLL_CONTROL, 1, 18, 18); /* SDI_PLL_SYSRESET */
|
|
|
|
udelay(1); /* wait 2x PCLK */
|
|
|
|
|
|
|
|
/* Lock SDI PLL */
|
|
|
|
REG_FLD_MOD(DSS_PLL_CONTROL, 1, 28, 28); /* SDI_PLL_GOBIT */
|
|
|
|
|
|
|
|
/* Waiting for PLL lock request to complete */
|
|
|
|
timeout = jiffies + msecs_to_jiffies(500);
|
|
|
|
while (dss_read_reg(DSS_SDI_STATUS) & (1 << 6)) {
|
|
|
|
if (time_after_eq(jiffies, timeout)) {
|
|
|
|
DSSERR("PLL lock request timed out\n");
|
|
|
|
goto err1;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Clearing PLL_GO bit */
|
|
|
|
REG_FLD_MOD(DSS_PLL_CONTROL, 0, 28, 28);
|
|
|
|
|
|
|
|
/* Waiting for PLL to lock */
|
|
|
|
timeout = jiffies + msecs_to_jiffies(500);
|
|
|
|
while (!(dss_read_reg(DSS_SDI_STATUS) & (1 << 5))) {
|
|
|
|
if (time_after_eq(jiffies, timeout)) {
|
|
|
|
DSSERR("PLL lock timed out\n");
|
|
|
|
goto err1;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
dispc_lcd_enable_signal(1);
|
|
|
|
|
|
|
|
/* Waiting for SDI reset to complete */
|
|
|
|
timeout = jiffies + msecs_to_jiffies(500);
|
|
|
|
while (!(dss_read_reg(DSS_SDI_STATUS) & (1 << 2))) {
|
|
|
|
if (time_after_eq(jiffies, timeout)) {
|
|
|
|
DSSERR("SDI reset timed out\n");
|
|
|
|
goto err2;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
err2:
|
|
|
|
dispc_lcd_enable_signal(0);
|
|
|
|
err1:
|
|
|
|
/* Reset SDI PLL */
|
|
|
|
REG_FLD_MOD(DSS_PLL_CONTROL, 0, 18, 18); /* SDI_PLL_SYSRESET */
|
|
|
|
|
|
|
|
dispc_pck_free_enable(0);
|
|
|
|
|
|
|
|
return -ETIMEDOUT;
|
|
|
|
}
|
|
|
|
|
|
|
|
void dss_sdi_disable(void)
|
|
|
|
{
|
|
|
|
dispc_lcd_enable_signal(0);
|
|
|
|
|
|
|
|
dispc_pck_free_enable(0);
|
|
|
|
|
|
|
|
/* Reset SDI PLL */
|
|
|
|
REG_FLD_MOD(DSS_PLL_CONTROL, 0, 18, 18); /* SDI_PLL_SYSRESET */
|
|
|
|
}
|
|
|
|
|
2011-04-12 02:22:23 -06:00
|
|
|
const char *dss_get_generic_clk_source_name(enum omap_dss_clk_source clk_src)
|
2011-03-01 23:27:25 -07:00
|
|
|
{
|
2011-03-14 22:28:21 -06:00
|
|
|
return dss_generic_clk_source_names[clk_src];
|
2011-03-01 23:27:25 -07:00
|
|
|
}
|
|
|
|
|
2009-11-03 02:23:50 -07:00
|
|
|
void dss_dump_clocks(struct seq_file *s)
|
|
|
|
{
|
|
|
|
unsigned long dpll4_ck_rate;
|
|
|
|
unsigned long dpll4_m4_ck_rate;
|
2011-03-14 06:28:57 -06:00
|
|
|
const char *fclk_name, *fclk_real_name;
|
|
|
|
unsigned long fclk_rate;
|
2009-11-03 02:23:50 -07:00
|
|
|
|
2011-01-31 09:27:44 -07:00
|
|
|
dss_clk_enable(DSS_CLK_ICK | DSS_CLK_FCK);
|
2009-11-03 02:23:50 -07:00
|
|
|
|
|
|
|
seq_printf(s, "- DSS -\n");
|
|
|
|
|
2011-04-12 02:22:23 -06:00
|
|
|
fclk_name = dss_get_generic_clk_source_name(OMAP_DSS_CLK_SRC_FCK);
|
|
|
|
fclk_real_name = dss_feat_get_clk_source_name(OMAP_DSS_CLK_SRC_FCK);
|
2011-03-14 06:28:57 -06:00
|
|
|
fclk_rate = dss_clk_get_rate(DSS_CLK_FCK);
|
2009-11-03 02:23:50 -07:00
|
|
|
|
2011-03-14 06:28:57 -06:00
|
|
|
if (dss.dpll4_m4_ck) {
|
|
|
|
dpll4_ck_rate = clk_get_rate(clk_get_parent(dss.dpll4_m4_ck));
|
|
|
|
dpll4_m4_ck_rate = clk_get_rate(dss.dpll4_m4_ck);
|
|
|
|
|
|
|
|
seq_printf(s, "dpll4_ck %lu\n", dpll4_ck_rate);
|
|
|
|
|
2011-03-14 06:28:58 -06:00
|
|
|
if (cpu_is_omap3630() || cpu_is_omap44xx())
|
2011-03-14 06:28:57 -06:00
|
|
|
seq_printf(s, "%s (%s) = %lu / %lu = %lu\n",
|
|
|
|
fclk_name, fclk_real_name,
|
|
|
|
dpll4_ck_rate,
|
|
|
|
dpll4_ck_rate / dpll4_m4_ck_rate,
|
|
|
|
fclk_rate);
|
|
|
|
else
|
|
|
|
seq_printf(s, "%s (%s) = %lu / %lu * 2 = %lu\n",
|
|
|
|
fclk_name, fclk_real_name,
|
|
|
|
dpll4_ck_rate,
|
|
|
|
dpll4_ck_rate / dpll4_m4_ck_rate,
|
|
|
|
fclk_rate);
|
|
|
|
} else {
|
|
|
|
seq_printf(s, "%s (%s) = %lu\n",
|
|
|
|
fclk_name, fclk_real_name,
|
|
|
|
fclk_rate);
|
|
|
|
}
|
2009-11-03 02:23:50 -07:00
|
|
|
|
2011-01-31 09:27:44 -07:00
|
|
|
dss_clk_disable(DSS_CLK_ICK | DSS_CLK_FCK);
|
2009-11-03 02:23:50 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
void dss_dump_regs(struct seq_file *s)
|
|
|
|
{
|
|
|
|
#define DUMPREG(r) seq_printf(s, "%-35s %08x\n", #r, dss_read_reg(r))
|
|
|
|
|
2011-01-31 09:27:44 -07:00
|
|
|
dss_clk_enable(DSS_CLK_ICK | DSS_CLK_FCK);
|
2009-11-03 02:23:50 -07:00
|
|
|
|
|
|
|
DUMPREG(DSS_REVISION);
|
|
|
|
DUMPREG(DSS_SYSCONFIG);
|
|
|
|
DUMPREG(DSS_SYSSTATUS);
|
|
|
|
DUMPREG(DSS_CONTROL);
|
2011-02-24 05:18:50 -07:00
|
|
|
|
|
|
|
if (dss_feat_get_supported_displays(OMAP_DSS_CHANNEL_LCD) &
|
|
|
|
OMAP_DISPLAY_TYPE_SDI) {
|
|
|
|
DUMPREG(DSS_SDI_CONTROL);
|
|
|
|
DUMPREG(DSS_PLL_CONTROL);
|
|
|
|
DUMPREG(DSS_SDI_STATUS);
|
|
|
|
}
|
2009-11-03 02:23:50 -07:00
|
|
|
|
2011-01-31 09:27:44 -07:00
|
|
|
dss_clk_disable(DSS_CLK_ICK | DSS_CLK_FCK);
|
2009-11-03 02:23:50 -07:00
|
|
|
#undef DUMPREG
|
|
|
|
}
|
|
|
|
|
2011-04-12 02:22:23 -06:00
|
|
|
void dss_select_dispc_clk_source(enum omap_dss_clk_source clk_src)
|
2010-01-08 09:00:36 -07:00
|
|
|
{
|
2011-05-12 05:56:26 -06:00
|
|
|
struct platform_device *dsidev;
|
2010-01-08 09:00:36 -07:00
|
|
|
int b;
|
2011-03-08 04:50:35 -07:00
|
|
|
u8 start, end;
|
2010-01-08 09:00:36 -07:00
|
|
|
|
2011-03-08 04:50:34 -07:00
|
|
|
switch (clk_src) {
|
2011-04-12 02:22:23 -06:00
|
|
|
case OMAP_DSS_CLK_SRC_FCK:
|
2011-03-08 04:50:34 -07:00
|
|
|
b = 0;
|
|
|
|
break;
|
2011-04-12 02:22:23 -06:00
|
|
|
case OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC:
|
2011-03-08 04:50:34 -07:00
|
|
|
b = 1;
|
2011-05-12 05:56:26 -06:00
|
|
|
dsidev = dsi_get_dsidev_from_id(0);
|
|
|
|
dsi_wait_pll_hsdiv_dispc_active(dsidev);
|
2011-03-08 04:50:34 -07:00
|
|
|
break;
|
2011-05-12 05:56:29 -06:00
|
|
|
case OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC:
|
|
|
|
b = 2;
|
|
|
|
dsidev = dsi_get_dsidev_from_id(1);
|
|
|
|
dsi_wait_pll_hsdiv_dispc_active(dsidev);
|
|
|
|
break;
|
2011-03-08 04:50:34 -07:00
|
|
|
default:
|
|
|
|
BUG();
|
|
|
|
}
|
2010-06-09 06:28:12 -06:00
|
|
|
|
2011-03-08 04:50:35 -07:00
|
|
|
dss_feat_get_reg_field(FEAT_REG_DISPC_CLK_SWITCH, &start, &end);
|
|
|
|
|
|
|
|
REG_FLD_MOD(DSS_CONTROL, b, start, end); /* DISPC_CLK_SWITCH */
|
2010-01-08 09:00:36 -07:00
|
|
|
|
|
|
|
dss.dispc_clk_source = clk_src;
|
|
|
|
}
|
|
|
|
|
2011-05-12 05:56:29 -06:00
|
|
|
void dss_select_dsi_clk_source(int dsi_module,
|
|
|
|
enum omap_dss_clk_source clk_src)
|
2009-11-03 02:23:50 -07:00
|
|
|
{
|
2011-05-12 05:56:26 -06:00
|
|
|
struct platform_device *dsidev;
|
2010-01-08 09:00:36 -07:00
|
|
|
int b;
|
|
|
|
|
2011-03-08 04:50:34 -07:00
|
|
|
switch (clk_src) {
|
2011-04-12 02:22:23 -06:00
|
|
|
case OMAP_DSS_CLK_SRC_FCK:
|
2011-03-08 04:50:34 -07:00
|
|
|
b = 0;
|
|
|
|
break;
|
2011-04-12 02:22:23 -06:00
|
|
|
case OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DSI:
|
2011-05-12 05:56:29 -06:00
|
|
|
BUG_ON(dsi_module != 0);
|
2011-03-08 04:50:34 -07:00
|
|
|
b = 1;
|
2011-05-12 05:56:26 -06:00
|
|
|
dsidev = dsi_get_dsidev_from_id(0);
|
|
|
|
dsi_wait_pll_hsdiv_dsi_active(dsidev);
|
2011-03-08 04:50:34 -07:00
|
|
|
break;
|
2011-05-12 05:56:29 -06:00
|
|
|
case OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DSI:
|
|
|
|
BUG_ON(dsi_module != 1);
|
|
|
|
b = 1;
|
|
|
|
dsidev = dsi_get_dsidev_from_id(1);
|
|
|
|
dsi_wait_pll_hsdiv_dsi_active(dsidev);
|
|
|
|
break;
|
2011-03-08 04:50:34 -07:00
|
|
|
default:
|
|
|
|
BUG();
|
|
|
|
}
|
2010-06-09 06:28:12 -06:00
|
|
|
|
2010-01-08 09:00:36 -07:00
|
|
|
REG_FLD_MOD(DSS_CONTROL, b, 1, 1); /* DSI_CLK_SWITCH */
|
|
|
|
|
2011-05-12 05:56:29 -06:00
|
|
|
dss.dsi_clk_source[dsi_module] = clk_src;
|
2009-11-03 02:23:50 -07:00
|
|
|
}
|
|
|
|
|
2011-03-08 04:50:35 -07:00
|
|
|
void dss_select_lcd_clk_source(enum omap_channel channel,
|
2011-04-12 02:22:23 -06:00
|
|
|
enum omap_dss_clk_source clk_src)
|
2011-03-08 04:50:35 -07:00
|
|
|
{
|
2011-05-12 05:56:26 -06:00
|
|
|
struct platform_device *dsidev;
|
2011-03-08 04:50:35 -07:00
|
|
|
int b, ix, pos;
|
|
|
|
|
|
|
|
if (!dss_has_feature(FEAT_LCD_CLK_SRC))
|
|
|
|
return;
|
|
|
|
|
|
|
|
switch (clk_src) {
|
2011-04-12 02:22:23 -06:00
|
|
|
case OMAP_DSS_CLK_SRC_FCK:
|
2011-03-08 04:50:35 -07:00
|
|
|
b = 0;
|
|
|
|
break;
|
2011-04-12 02:22:23 -06:00
|
|
|
case OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC:
|
2011-03-08 04:50:35 -07:00
|
|
|
BUG_ON(channel != OMAP_DSS_CHANNEL_LCD);
|
|
|
|
b = 1;
|
2011-05-12 05:56:26 -06:00
|
|
|
dsidev = dsi_get_dsidev_from_id(0);
|
|
|
|
dsi_wait_pll_hsdiv_dispc_active(dsidev);
|
2011-03-08 04:50:35 -07:00
|
|
|
break;
|
2011-05-12 05:56:29 -06:00
|
|
|
case OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC:
|
|
|
|
BUG_ON(channel != OMAP_DSS_CHANNEL_LCD2);
|
|
|
|
b = 1;
|
|
|
|
dsidev = dsi_get_dsidev_from_id(1);
|
|
|
|
dsi_wait_pll_hsdiv_dispc_active(dsidev);
|
|
|
|
break;
|
2011-03-08 04:50:35 -07:00
|
|
|
default:
|
|
|
|
BUG();
|
|
|
|
}
|
|
|
|
|
|
|
|
pos = channel == OMAP_DSS_CHANNEL_LCD ? 0 : 12;
|
|
|
|
REG_FLD_MOD(DSS_CONTROL, b, pos, pos); /* LCDx_CLK_SWITCH */
|
|
|
|
|
|
|
|
ix = channel == OMAP_DSS_CHANNEL_LCD ? 0 : 1;
|
|
|
|
dss.lcd_clk_source[ix] = clk_src;
|
|
|
|
}
|
|
|
|
|
2011-04-12 02:22:23 -06:00
|
|
|
enum omap_dss_clk_source dss_get_dispc_clk_source(void)
|
2009-11-03 02:23:50 -07:00
|
|
|
{
|
2010-01-08 09:00:36 -07:00
|
|
|
return dss.dispc_clk_source;
|
2009-11-03 02:23:50 -07:00
|
|
|
}
|
|
|
|
|
2011-05-12 05:56:29 -06:00
|
|
|
enum omap_dss_clk_source dss_get_dsi_clk_source(int dsi_module)
|
2009-11-03 02:23:50 -07:00
|
|
|
{
|
2011-05-12 05:56:29 -06:00
|
|
|
return dss.dsi_clk_source[dsi_module];
|
2009-11-03 02:23:50 -07:00
|
|
|
}
|
|
|
|
|
2011-04-12 02:22:23 -06:00
|
|
|
enum omap_dss_clk_source dss_get_lcd_clk_source(enum omap_channel channel)
|
2011-03-08 04:50:35 -07:00
|
|
|
{
|
2011-03-31 01:53:35 -06:00
|
|
|
if (dss_has_feature(FEAT_LCD_CLK_SRC)) {
|
|
|
|
int ix = channel == OMAP_DSS_CHANNEL_LCD ? 0 : 1;
|
|
|
|
return dss.lcd_clk_source[ix];
|
|
|
|
} else {
|
|
|
|
/* LCD_CLK source is the same as DISPC_FCLK source for
|
|
|
|
* OMAP2 and OMAP3 */
|
|
|
|
return dss.dispc_clk_source;
|
|
|
|
}
|
2011-03-08 04:50:35 -07:00
|
|
|
}
|
|
|
|
|
2009-11-03 02:23:50 -07:00
|
|
|
/* calculate clock rates using dividers in cinfo */
|
|
|
|
int dss_calc_clock_rates(struct dss_clock_info *cinfo)
|
|
|
|
{
|
2011-03-14 06:28:57 -06:00
|
|
|
if (dss.dpll4_m4_ck) {
|
|
|
|
unsigned long prate;
|
2011-03-14 06:28:58 -06:00
|
|
|
u16 fck_div_max = 16;
|
2009-11-03 02:23:50 -07:00
|
|
|
|
2011-03-14 06:28:58 -06:00
|
|
|
if (cpu_is_omap3630() || cpu_is_omap44xx())
|
|
|
|
fck_div_max = 32;
|
|
|
|
|
|
|
|
if (cinfo->fck_div > fck_div_max || cinfo->fck_div == 0)
|
2011-03-14 06:28:57 -06:00
|
|
|
return -EINVAL;
|
2009-11-03 02:23:50 -07:00
|
|
|
|
2011-03-14 06:28:57 -06:00
|
|
|
prate = clk_get_rate(clk_get_parent(dss.dpll4_m4_ck));
|
2009-11-03 02:23:50 -07:00
|
|
|
|
2011-03-14 06:28:57 -06:00
|
|
|
cinfo->fck = prate / cinfo->fck_div;
|
|
|
|
} else {
|
|
|
|
if (cinfo->fck_div != 0)
|
|
|
|
return -EINVAL;
|
|
|
|
cinfo->fck = dss_clk_get_rate(DSS_CLK_FCK);
|
|
|
|
}
|
2009-11-03 02:23:50 -07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int dss_set_clock_div(struct dss_clock_info *cinfo)
|
|
|
|
{
|
2011-03-14 06:28:57 -06:00
|
|
|
if (dss.dpll4_m4_ck) {
|
|
|
|
unsigned long prate;
|
|
|
|
int r;
|
2009-11-03 02:23:50 -07:00
|
|
|
|
|
|
|
prate = clk_get_rate(clk_get_parent(dss.dpll4_m4_ck));
|
|
|
|
DSSDBG("dpll4_m4 = %ld\n", prate);
|
|
|
|
|
|
|
|
r = clk_set_rate(dss.dpll4_m4_ck, prate / cinfo->fck_div);
|
|
|
|
if (r)
|
|
|
|
return r;
|
2011-03-14 06:28:57 -06:00
|
|
|
} else {
|
|
|
|
if (cinfo->fck_div != 0)
|
|
|
|
return -EINVAL;
|
2009-11-03 02:23:50 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
DSSDBG("fck = %ld (%d)\n", cinfo->fck, cinfo->fck_div);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int dss_get_clock_div(struct dss_clock_info *cinfo)
|
|
|
|
{
|
2011-01-31 09:27:44 -07:00
|
|
|
cinfo->fck = dss_clk_get_rate(DSS_CLK_FCK);
|
2009-11-03 02:23:50 -07:00
|
|
|
|
2011-03-14 06:28:57 -06:00
|
|
|
if (dss.dpll4_m4_ck) {
|
2009-11-03 02:23:50 -07:00
|
|
|
unsigned long prate;
|
2011-03-14 06:28:57 -06:00
|
|
|
|
2009-11-03 02:23:50 -07:00
|
|
|
prate = clk_get_rate(clk_get_parent(dss.dpll4_m4_ck));
|
2011-03-14 06:28:57 -06:00
|
|
|
|
2011-03-14 06:28:58 -06:00
|
|
|
if (cpu_is_omap3630() || cpu_is_omap44xx())
|
2010-04-25 04:57:19 -06:00
|
|
|
cinfo->fck_div = prate / (cinfo->fck);
|
|
|
|
else
|
|
|
|
cinfo->fck_div = prate / (cinfo->fck / 2);
|
2009-11-03 02:23:50 -07:00
|
|
|
} else {
|
|
|
|
cinfo->fck_div = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
unsigned long dss_get_dpll4_rate(void)
|
|
|
|
{
|
2011-03-14 06:28:57 -06:00
|
|
|
if (dss.dpll4_m4_ck)
|
2009-11-03 02:23:50 -07:00
|
|
|
return clk_get_rate(clk_get_parent(dss.dpll4_m4_ck));
|
|
|
|
else
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int dss_calc_clock_div(bool is_tft, unsigned long req_pck,
|
|
|
|
struct dss_clock_info *dss_cinfo,
|
|
|
|
struct dispc_clock_info *dispc_cinfo)
|
|
|
|
{
|
|
|
|
unsigned long prate;
|
|
|
|
struct dss_clock_info best_dss;
|
|
|
|
struct dispc_clock_info best_dispc;
|
|
|
|
|
2011-02-28 23:24:00 -07:00
|
|
|
unsigned long fck, max_dss_fck;
|
2009-11-03 02:23:50 -07:00
|
|
|
|
2011-03-14 06:28:58 -06:00
|
|
|
u16 fck_div, fck_div_max = 16;
|
2009-11-03 02:23:50 -07:00
|
|
|
|
|
|
|
int match = 0;
|
|
|
|
int min_fck_per_pck;
|
|
|
|
|
|
|
|
prate = dss_get_dpll4_rate();
|
|
|
|
|
2011-03-14 22:28:22 -06:00
|
|
|
max_dss_fck = dss_feat_get_param_max(FEAT_PARAM_DSS_FCK);
|
2011-02-28 23:24:00 -07:00
|
|
|
|
2011-01-31 09:27:44 -07:00
|
|
|
fck = dss_clk_get_rate(DSS_CLK_FCK);
|
2009-11-03 02:23:50 -07:00
|
|
|
if (req_pck == dss.cache_req_pck &&
|
|
|
|
((cpu_is_omap34xx() && prate == dss.cache_prate) ||
|
|
|
|
dss.cache_dss_cinfo.fck == fck)) {
|
|
|
|
DSSDBG("dispc clock info found from cache.\n");
|
|
|
|
*dss_cinfo = dss.cache_dss_cinfo;
|
|
|
|
*dispc_cinfo = dss.cache_dispc_cinfo;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
min_fck_per_pck = CONFIG_OMAP2_DSS_MIN_FCK_PER_PCK;
|
|
|
|
|
|
|
|
if (min_fck_per_pck &&
|
2011-02-28 23:24:00 -07:00
|
|
|
req_pck * min_fck_per_pck > max_dss_fck) {
|
2009-11-03 02:23:50 -07:00
|
|
|
DSSERR("Requested pixel clock not possible with the current "
|
|
|
|
"OMAP2_DSS_MIN_FCK_PER_PCK setting. Turning "
|
|
|
|
"the constraint off.\n");
|
|
|
|
min_fck_per_pck = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
retry:
|
|
|
|
memset(&best_dss, 0, sizeof(best_dss));
|
|
|
|
memset(&best_dispc, 0, sizeof(best_dispc));
|
|
|
|
|
2011-03-14 06:28:58 -06:00
|
|
|
if (dss.dpll4_m4_ck == NULL) {
|
2009-11-03 02:23:50 -07:00
|
|
|
struct dispc_clock_info cur_dispc;
|
|
|
|
/* XXX can we change the clock on omap2? */
|
2011-01-31 09:27:44 -07:00
|
|
|
fck = dss_clk_get_rate(DSS_CLK_FCK);
|
2009-11-03 02:23:50 -07:00
|
|
|
fck_div = 1;
|
|
|
|
|
|
|
|
dispc_find_clk_divs(is_tft, req_pck, fck, &cur_dispc);
|
|
|
|
match = 1;
|
|
|
|
|
|
|
|
best_dss.fck = fck;
|
|
|
|
best_dss.fck_div = fck_div;
|
|
|
|
|
|
|
|
best_dispc = cur_dispc;
|
|
|
|
|
|
|
|
goto found;
|
2011-03-14 06:28:58 -06:00
|
|
|
} else {
|
|
|
|
if (cpu_is_omap3630() || cpu_is_omap44xx())
|
|
|
|
fck_div_max = 32;
|
|
|
|
|
|
|
|
for (fck_div = fck_div_max; fck_div > 0; --fck_div) {
|
2009-11-03 02:23:50 -07:00
|
|
|
struct dispc_clock_info cur_dispc;
|
|
|
|
|
2011-03-14 06:28:58 -06:00
|
|
|
if (fck_div_max == 32)
|
2010-04-25 04:57:19 -06:00
|
|
|
fck = prate / fck_div;
|
|
|
|
else
|
|
|
|
fck = prate / fck_div * 2;
|
2009-11-03 02:23:50 -07:00
|
|
|
|
2011-02-28 23:24:00 -07:00
|
|
|
if (fck > max_dss_fck)
|
2009-11-03 02:23:50 -07:00
|
|
|
continue;
|
|
|
|
|
|
|
|
if (min_fck_per_pck &&
|
|
|
|
fck < req_pck * min_fck_per_pck)
|
|
|
|
continue;
|
|
|
|
|
|
|
|
match = 1;
|
|
|
|
|
|
|
|
dispc_find_clk_divs(is_tft, req_pck, fck, &cur_dispc);
|
|
|
|
|
|
|
|
if (abs(cur_dispc.pck - req_pck) <
|
|
|
|
abs(best_dispc.pck - req_pck)) {
|
|
|
|
|
|
|
|
best_dss.fck = fck;
|
|
|
|
best_dss.fck_div = fck_div;
|
|
|
|
|
|
|
|
best_dispc = cur_dispc;
|
|
|
|
|
|
|
|
if (cur_dispc.pck == req_pck)
|
|
|
|
goto found;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
found:
|
|
|
|
if (!match) {
|
|
|
|
if (min_fck_per_pck) {
|
|
|
|
DSSERR("Could not find suitable clock settings.\n"
|
|
|
|
"Turning FCK/PCK constraint off and"
|
|
|
|
"trying again.\n");
|
|
|
|
min_fck_per_pck = 0;
|
|
|
|
goto retry;
|
|
|
|
}
|
|
|
|
|
|
|
|
DSSERR("Could not find suitable clock settings.\n");
|
|
|
|
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (dss_cinfo)
|
|
|
|
*dss_cinfo = best_dss;
|
|
|
|
if (dispc_cinfo)
|
|
|
|
*dispc_cinfo = best_dispc;
|
|
|
|
|
|
|
|
dss.cache_req_pck = req_pck;
|
|
|
|
dss.cache_prate = prate;
|
|
|
|
dss.cache_dss_cinfo = best_dss;
|
|
|
|
dss.cache_dispc_cinfo = best_dispc;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int _omap_dss_wait_reset(void)
|
|
|
|
{
|
2010-01-07 05:19:48 -07:00
|
|
|
int t = 0;
|
2009-11-03 02:23:50 -07:00
|
|
|
|
|
|
|
while (REG_GET(DSS_SYSSTATUS, 0, 0) == 0) {
|
2010-01-07 05:19:48 -07:00
|
|
|
if (++t > 1000) {
|
2009-11-03 02:23:50 -07:00
|
|
|
DSSERR("soft reset failed\n");
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
2010-01-07 05:19:48 -07:00
|
|
|
udelay(1);
|
2009-11-03 02:23:50 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int _omap_dss_reset(void)
|
|
|
|
{
|
|
|
|
/* Soft reset */
|
|
|
|
REG_FLD_MOD(DSS_SYSCONFIG, 1, 1, 1);
|
|
|
|
return _omap_dss_wait_reset();
|
|
|
|
}
|
|
|
|
|
|
|
|
void dss_set_venc_output(enum omap_dss_venc_type type)
|
|
|
|
{
|
|
|
|
int l = 0;
|
|
|
|
|
|
|
|
if (type == OMAP_DSS_VENC_TYPE_COMPOSITE)
|
|
|
|
l = 0;
|
|
|
|
else if (type == OMAP_DSS_VENC_TYPE_SVIDEO)
|
|
|
|
l = 1;
|
|
|
|
else
|
|
|
|
BUG();
|
|
|
|
|
|
|
|
/* venc out selection. 0 = comp, 1 = svideo */
|
|
|
|
REG_FLD_MOD(DSS_CONTROL, l, 6, 6);
|
|
|
|
}
|
|
|
|
|
|
|
|
void dss_set_dac_pwrdn_bgz(bool enable)
|
|
|
|
{
|
|
|
|
REG_FLD_MOD(DSS_CONTROL, enable, 5, 5); /* DAC Power-Down Control */
|
|
|
|
}
|
|
|
|
|
2011-03-09 04:01:38 -07:00
|
|
|
void dss_select_hdmi_venc_clk_source(enum dss_hdmi_venc_clk_source_select hdmi)
|
|
|
|
{
|
|
|
|
REG_FLD_MOD(DSS_CONTROL, hdmi, 15, 15); /* VENC_HDMI_SWITCH */
|
|
|
|
}
|
|
|
|
|
2011-01-23 23:21:58 -07:00
|
|
|
/* CONTEXT */
|
2011-05-23 06:46:54 -06:00
|
|
|
static void dss_init_ctx_loss_count(void)
|
2011-01-23 23:21:58 -07:00
|
|
|
{
|
2011-05-23 06:46:54 -06:00
|
|
|
struct device *dev = &dss.pdev->dev;
|
|
|
|
struct omap_display_platform_data *pdata = dev->platform_data;
|
|
|
|
struct omap_dss_board_info *board_data = pdata->board_data;
|
|
|
|
int cnt = 0;
|
2011-01-23 23:21:58 -07:00
|
|
|
|
2011-05-23 06:46:54 -06:00
|
|
|
/*
|
|
|
|
* get_context_loss_count returns negative on error. We'll ignore the
|
|
|
|
* error and store the error to ctx_loss_cnt, which will cause
|
|
|
|
* dss_need_ctx_restore() call to return true.
|
|
|
|
*/
|
|
|
|
|
|
|
|
if (board_data->get_context_loss_count)
|
|
|
|
cnt = board_data->get_context_loss_count(dev);
|
|
|
|
|
|
|
|
WARN_ON(cnt < 0);
|
|
|
|
|
|
|
|
dss.ctx_loss_cnt = cnt;
|
|
|
|
|
|
|
|
DSSDBG("initial ctx_loss_cnt %u\n", cnt);
|
2011-01-23 23:21:58 -07:00
|
|
|
}
|
|
|
|
|
2011-05-23 06:46:54 -06:00
|
|
|
static bool dss_need_ctx_restore(void)
|
2011-01-23 23:21:58 -07:00
|
|
|
{
|
2011-05-23 06:46:54 -06:00
|
|
|
struct device *dev = &dss.pdev->dev;
|
|
|
|
struct omap_display_platform_data *pdata = dev->platform_data;
|
|
|
|
struct omap_dss_board_info *board_data = pdata->board_data;
|
|
|
|
int cnt;
|
2011-01-23 23:21:58 -07:00
|
|
|
|
2011-05-23 06:46:54 -06:00
|
|
|
/*
|
|
|
|
* If get_context_loss_count is not available, assume that we need
|
|
|
|
* context restore always.
|
|
|
|
*/
|
|
|
|
if (!board_data->get_context_loss_count)
|
|
|
|
return true;
|
|
|
|
|
|
|
|
cnt = board_data->get_context_loss_count(dev);
|
|
|
|
if (cnt < 0) {
|
|
|
|
dev_err(dev, "getting context loss count failed, will force "
|
|
|
|
"context restore\n");
|
|
|
|
dss.ctx_loss_cnt = cnt;
|
|
|
|
return true;
|
2011-01-23 23:21:58 -07:00
|
|
|
}
|
2011-05-23 06:46:54 -06:00
|
|
|
|
|
|
|
if (cnt == dss.ctx_loss_cnt)
|
|
|
|
return false;
|
|
|
|
|
|
|
|
DSSDBG("ctx_loss_cnt %d -> %d\n", dss.ctx_loss_cnt, cnt);
|
|
|
|
dss.ctx_loss_cnt = cnt;
|
|
|
|
|
|
|
|
return true;
|
2011-01-23 23:21:58 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void save_all_ctx(void)
|
|
|
|
{
|
|
|
|
DSSDBG("save context\n");
|
|
|
|
|
2011-01-31 09:27:44 -07:00
|
|
|
dss_clk_enable_no_ctx(DSS_CLK_ICK | DSS_CLK_FCK);
|
2011-01-23 23:21:58 -07:00
|
|
|
|
|
|
|
dss_save_context();
|
|
|
|
dispc_save_context();
|
|
|
|
#ifdef CONFIG_OMAP2_DSS_DSI
|
|
|
|
dsi_save_context();
|
|
|
|
#endif
|
|
|
|
|
2011-01-31 09:27:44 -07:00
|
|
|
dss_clk_disable_no_ctx(DSS_CLK_ICK | DSS_CLK_FCK);
|
2011-01-23 23:21:58 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void restore_all_ctx(void)
|
|
|
|
{
|
|
|
|
DSSDBG("restore context\n");
|
|
|
|
|
|
|
|
dss_clk_enable_all_no_ctx();
|
|
|
|
|
|
|
|
dss_restore_context();
|
|
|
|
dispc_restore_context();
|
|
|
|
#ifdef CONFIG_OMAP2_DSS_DSI
|
|
|
|
dsi_restore_context();
|
|
|
|
#endif
|
|
|
|
|
|
|
|
dss_clk_disable_all_no_ctx();
|
|
|
|
}
|
|
|
|
|
|
|
|
static int dss_get_clock(struct clk **clock, const char *clk_name)
|
|
|
|
{
|
|
|
|
struct clk *clk;
|
|
|
|
|
|
|
|
clk = clk_get(&dss.pdev->dev, clk_name);
|
|
|
|
|
|
|
|
if (IS_ERR(clk)) {
|
|
|
|
DSSERR("can't get clock %s", clk_name);
|
|
|
|
return PTR_ERR(clk);
|
|
|
|
}
|
|
|
|
|
|
|
|
*clock = clk;
|
|
|
|
|
|
|
|
DSSDBG("clk %s, rate %ld\n", clk_name, clk_get_rate(clk));
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int dss_get_clocks(void)
|
|
|
|
{
|
|
|
|
int r;
|
2011-05-16 04:43:04 -06:00
|
|
|
struct clk *dpll4_m4_ck;
|
2011-03-01 01:42:14 -07:00
|
|
|
struct omap_display_platform_data *pdata = dss.pdev->dev.platform_data;
|
2011-01-23 23:21:58 -07:00
|
|
|
|
|
|
|
dss.dss_ick = NULL;
|
2011-01-31 09:27:45 -07:00
|
|
|
dss.dss_fck = NULL;
|
|
|
|
dss.dss_sys_clk = NULL;
|
|
|
|
dss.dss_tv_fck = NULL;
|
|
|
|
dss.dss_video_fck = NULL;
|
2011-01-23 23:21:58 -07:00
|
|
|
|
|
|
|
r = dss_get_clock(&dss.dss_ick, "ick");
|
|
|
|
if (r)
|
|
|
|
goto err;
|
|
|
|
|
2011-01-31 09:27:45 -07:00
|
|
|
r = dss_get_clock(&dss.dss_fck, "fck");
|
2011-01-23 23:21:58 -07:00
|
|
|
if (r)
|
|
|
|
goto err;
|
|
|
|
|
2011-03-01 01:42:14 -07:00
|
|
|
if (!pdata->opt_clock_available) {
|
|
|
|
r = -ENODEV;
|
2011-01-23 23:21:58 -07:00
|
|
|
goto err;
|
2011-03-01 01:42:14 -07:00
|
|
|
}
|
2011-01-23 23:21:58 -07:00
|
|
|
|
2011-03-01 01:42:14 -07:00
|
|
|
if (pdata->opt_clock_available("sys_clk")) {
|
|
|
|
r = dss_get_clock(&dss.dss_sys_clk, "sys_clk");
|
|
|
|
if (r)
|
|
|
|
goto err;
|
|
|
|
}
|
2011-01-23 23:21:58 -07:00
|
|
|
|
2011-03-01 01:42:14 -07:00
|
|
|
if (pdata->opt_clock_available("tv_clk")) {
|
|
|
|
r = dss_get_clock(&dss.dss_tv_fck, "tv_clk");
|
|
|
|
if (r)
|
|
|
|
goto err;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (pdata->opt_clock_available("video_clk")) {
|
|
|
|
r = dss_get_clock(&dss.dss_video_fck, "video_clk");
|
|
|
|
if (r)
|
|
|
|
goto err;
|
|
|
|
}
|
2011-01-23 23:21:58 -07:00
|
|
|
|
2011-05-16 04:43:04 -06:00
|
|
|
if (cpu_is_omap34xx()) {
|
|
|
|
dpll4_m4_ck = clk_get(NULL, "dpll4_m4_ck");
|
|
|
|
if (IS_ERR(dpll4_m4_ck)) {
|
|
|
|
DSSERR("Failed to get dpll4_m4_ck\n");
|
|
|
|
r = PTR_ERR(dpll4_m4_ck);
|
|
|
|
goto err;
|
|
|
|
}
|
|
|
|
} else if (cpu_is_omap44xx()) {
|
|
|
|
dpll4_m4_ck = clk_get(NULL, "dpll_per_m5x2_ck");
|
|
|
|
if (IS_ERR(dpll4_m4_ck)) {
|
|
|
|
DSSERR("Failed to get dpll_per_m5x2_ck\n");
|
|
|
|
r = PTR_ERR(dpll4_m4_ck);
|
|
|
|
goto err;
|
|
|
|
}
|
|
|
|
} else { /* omap24xx */
|
|
|
|
dpll4_m4_ck = NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
dss.dpll4_m4_ck = dpll4_m4_ck;
|
|
|
|
|
|
|
|
|
2011-01-23 23:21:58 -07:00
|
|
|
return 0;
|
|
|
|
|
|
|
|
err:
|
|
|
|
if (dss.dss_ick)
|
|
|
|
clk_put(dss.dss_ick);
|
2011-01-31 09:27:45 -07:00
|
|
|
if (dss.dss_fck)
|
|
|
|
clk_put(dss.dss_fck);
|
|
|
|
if (dss.dss_sys_clk)
|
|
|
|
clk_put(dss.dss_sys_clk);
|
|
|
|
if (dss.dss_tv_fck)
|
|
|
|
clk_put(dss.dss_tv_fck);
|
|
|
|
if (dss.dss_video_fck)
|
|
|
|
clk_put(dss.dss_video_fck);
|
2011-05-16 04:43:04 -06:00
|
|
|
if (dss.dpll4_m4_ck)
|
|
|
|
clk_put(dss.dpll4_m4_ck);
|
2011-01-23 23:21:58 -07:00
|
|
|
|
|
|
|
return r;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void dss_put_clocks(void)
|
|
|
|
{
|
2011-05-16 04:43:04 -06:00
|
|
|
if (dss.dpll4_m4_ck)
|
|
|
|
clk_put(dss.dpll4_m4_ck);
|
2011-01-31 09:27:45 -07:00
|
|
|
if (dss.dss_video_fck)
|
|
|
|
clk_put(dss.dss_video_fck);
|
2011-03-01 01:42:14 -07:00
|
|
|
if (dss.dss_tv_fck)
|
|
|
|
clk_put(dss.dss_tv_fck);
|
|
|
|
if (dss.dss_sys_clk)
|
|
|
|
clk_put(dss.dss_sys_clk);
|
2011-01-31 09:27:45 -07:00
|
|
|
clk_put(dss.dss_fck);
|
2011-01-23 23:21:58 -07:00
|
|
|
clk_put(dss.dss_ick);
|
|
|
|
}
|
|
|
|
|
|
|
|
unsigned long dss_clk_get_rate(enum dss_clock clk)
|
|
|
|
{
|
|
|
|
switch (clk) {
|
|
|
|
case DSS_CLK_ICK:
|
|
|
|
return clk_get_rate(dss.dss_ick);
|
2011-01-31 09:27:44 -07:00
|
|
|
case DSS_CLK_FCK:
|
2011-01-31 09:27:45 -07:00
|
|
|
return clk_get_rate(dss.dss_fck);
|
2011-01-31 09:27:44 -07:00
|
|
|
case DSS_CLK_SYSCK:
|
2011-01-31 09:27:45 -07:00
|
|
|
return clk_get_rate(dss.dss_sys_clk);
|
2011-01-31 09:27:44 -07:00
|
|
|
case DSS_CLK_TVFCK:
|
2011-01-31 09:27:45 -07:00
|
|
|
return clk_get_rate(dss.dss_tv_fck);
|
2011-01-31 09:27:44 -07:00
|
|
|
case DSS_CLK_VIDFCK:
|
2011-01-31 09:27:45 -07:00
|
|
|
return clk_get_rate(dss.dss_video_fck);
|
2011-01-23 23:21:58 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
BUG();
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static unsigned count_clk_bits(enum dss_clock clks)
|
|
|
|
{
|
|
|
|
unsigned num_clks = 0;
|
|
|
|
|
|
|
|
if (clks & DSS_CLK_ICK)
|
|
|
|
++num_clks;
|
2011-01-31 09:27:44 -07:00
|
|
|
if (clks & DSS_CLK_FCK)
|
2011-01-23 23:21:58 -07:00
|
|
|
++num_clks;
|
2011-01-31 09:27:44 -07:00
|
|
|
if (clks & DSS_CLK_SYSCK)
|
2011-01-23 23:21:58 -07:00
|
|
|
++num_clks;
|
2011-01-31 09:27:44 -07:00
|
|
|
if (clks & DSS_CLK_TVFCK)
|
2011-01-23 23:21:58 -07:00
|
|
|
++num_clks;
|
2011-01-31 09:27:44 -07:00
|
|
|
if (clks & DSS_CLK_VIDFCK)
|
2011-01-23 23:21:58 -07:00
|
|
|
++num_clks;
|
|
|
|
|
|
|
|
return num_clks;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void dss_clk_enable_no_ctx(enum dss_clock clks)
|
|
|
|
{
|
|
|
|
unsigned num_clks = count_clk_bits(clks);
|
|
|
|
|
|
|
|
if (clks & DSS_CLK_ICK)
|
|
|
|
clk_enable(dss.dss_ick);
|
2011-01-31 09:27:44 -07:00
|
|
|
if (clks & DSS_CLK_FCK)
|
2011-01-31 09:27:45 -07:00
|
|
|
clk_enable(dss.dss_fck);
|
2011-03-01 01:42:14 -07:00
|
|
|
if ((clks & DSS_CLK_SYSCK) && dss.dss_sys_clk)
|
2011-01-31 09:27:45 -07:00
|
|
|
clk_enable(dss.dss_sys_clk);
|
2011-03-01 01:42:14 -07:00
|
|
|
if ((clks & DSS_CLK_TVFCK) && dss.dss_tv_fck)
|
2011-01-31 09:27:45 -07:00
|
|
|
clk_enable(dss.dss_tv_fck);
|
2011-03-01 01:42:14 -07:00
|
|
|
if ((clks & DSS_CLK_VIDFCK) && dss.dss_video_fck)
|
2011-01-31 09:27:45 -07:00
|
|
|
clk_enable(dss.dss_video_fck);
|
2011-01-23 23:21:58 -07:00
|
|
|
|
|
|
|
dss.num_clks_enabled += num_clks;
|
|
|
|
}
|
|
|
|
|
|
|
|
void dss_clk_enable(enum dss_clock clks)
|
|
|
|
{
|
|
|
|
bool check_ctx = dss.num_clks_enabled == 0;
|
|
|
|
|
|
|
|
dss_clk_enable_no_ctx(clks);
|
|
|
|
|
2011-03-03 04:16:23 -07:00
|
|
|
/*
|
|
|
|
* HACK: On omap4 the registers may not be accessible right after
|
|
|
|
* enabling the clocks. At some point this will be handled by
|
|
|
|
* pm_runtime, but for the time begin this should make things work.
|
|
|
|
*/
|
|
|
|
if (cpu_is_omap44xx() && check_ctx)
|
|
|
|
udelay(10);
|
|
|
|
|
2011-01-23 23:21:58 -07:00
|
|
|
if (check_ctx && cpu_is_omap34xx() && dss_need_ctx_restore())
|
|
|
|
restore_all_ctx();
|
|
|
|
}
|
|
|
|
|
|
|
|
static void dss_clk_disable_no_ctx(enum dss_clock clks)
|
|
|
|
{
|
|
|
|
unsigned num_clks = count_clk_bits(clks);
|
|
|
|
|
|
|
|
if (clks & DSS_CLK_ICK)
|
|
|
|
clk_disable(dss.dss_ick);
|
2011-01-31 09:27:44 -07:00
|
|
|
if (clks & DSS_CLK_FCK)
|
2011-01-31 09:27:45 -07:00
|
|
|
clk_disable(dss.dss_fck);
|
2011-03-01 01:42:14 -07:00
|
|
|
if ((clks & DSS_CLK_SYSCK) && dss.dss_sys_clk)
|
2011-01-31 09:27:45 -07:00
|
|
|
clk_disable(dss.dss_sys_clk);
|
2011-03-01 01:42:14 -07:00
|
|
|
if ((clks & DSS_CLK_TVFCK) && dss.dss_tv_fck)
|
2011-01-31 09:27:45 -07:00
|
|
|
clk_disable(dss.dss_tv_fck);
|
2011-03-01 01:42:14 -07:00
|
|
|
if ((clks & DSS_CLK_VIDFCK) && dss.dss_video_fck)
|
2011-01-31 09:27:45 -07:00
|
|
|
clk_disable(dss.dss_video_fck);
|
2011-01-23 23:21:58 -07:00
|
|
|
|
|
|
|
dss.num_clks_enabled -= num_clks;
|
|
|
|
}
|
|
|
|
|
|
|
|
void dss_clk_disable(enum dss_clock clks)
|
|
|
|
{
|
|
|
|
if (cpu_is_omap34xx()) {
|
|
|
|
unsigned num_clks = count_clk_bits(clks);
|
|
|
|
|
|
|
|
BUG_ON(dss.num_clks_enabled < num_clks);
|
|
|
|
|
|
|
|
if (dss.num_clks_enabled == num_clks)
|
|
|
|
save_all_ctx();
|
|
|
|
}
|
|
|
|
|
|
|
|
dss_clk_disable_no_ctx(clks);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void dss_clk_enable_all_no_ctx(void)
|
|
|
|
{
|
|
|
|
enum dss_clock clks;
|
|
|
|
|
2011-01-31 09:27:44 -07:00
|
|
|
clks = DSS_CLK_ICK | DSS_CLK_FCK | DSS_CLK_SYSCK | DSS_CLK_TVFCK;
|
2011-01-23 23:21:58 -07:00
|
|
|
if (cpu_is_omap34xx())
|
2011-01-31 09:27:44 -07:00
|
|
|
clks |= DSS_CLK_VIDFCK;
|
2011-01-23 23:21:58 -07:00
|
|
|
dss_clk_enable_no_ctx(clks);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void dss_clk_disable_all_no_ctx(void)
|
|
|
|
{
|
|
|
|
enum dss_clock clks;
|
|
|
|
|
2011-01-31 09:27:44 -07:00
|
|
|
clks = DSS_CLK_ICK | DSS_CLK_FCK | DSS_CLK_SYSCK | DSS_CLK_TVFCK;
|
2011-01-23 23:21:58 -07:00
|
|
|
if (cpu_is_omap34xx())
|
2011-01-31 09:27:44 -07:00
|
|
|
clks |= DSS_CLK_VIDFCK;
|
2011-01-23 23:21:58 -07:00
|
|
|
dss_clk_disable_no_ctx(clks);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* DEBUGFS */
|
|
|
|
#if defined(CONFIG_DEBUG_FS) && defined(CONFIG_OMAP2_DSS_DEBUG_SUPPORT)
|
|
|
|
void dss_debug_dump_clocks(struct seq_file *s)
|
|
|
|
{
|
|
|
|
dss_dump_clocks(s);
|
|
|
|
dispc_dump_clocks(s);
|
|
|
|
#ifdef CONFIG_OMAP2_DSS_DSI
|
|
|
|
dsi_dump_clocks(s);
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
2011-01-23 23:21:57 -07:00
|
|
|
/* DSS HW IP initialisation */
|
|
|
|
static int omap_dsshw_probe(struct platform_device *pdev)
|
|
|
|
{
|
2011-05-16 04:52:51 -06:00
|
|
|
struct resource *dss_mem;
|
|
|
|
u32 rev;
|
2011-01-23 23:21:57 -07:00
|
|
|
int r;
|
|
|
|
|
|
|
|
dss.pdev = pdev;
|
|
|
|
|
2011-05-16 04:52:51 -06:00
|
|
|
dss_mem = platform_get_resource(dss.pdev, IORESOURCE_MEM, 0);
|
|
|
|
if (!dss_mem) {
|
|
|
|
DSSERR("can't get IORESOURCE_MEM DSS\n");
|
|
|
|
r = -EINVAL;
|
|
|
|
goto err_ioremap;
|
|
|
|
}
|
|
|
|
dss.base = ioremap(dss_mem->start, resource_size(dss_mem));
|
|
|
|
if (!dss.base) {
|
|
|
|
DSSERR("can't ioremap DSS\n");
|
|
|
|
r = -ENOMEM;
|
|
|
|
goto err_ioremap;
|
|
|
|
}
|
|
|
|
|
2011-01-23 23:21:58 -07:00
|
|
|
r = dss_get_clocks();
|
|
|
|
if (r)
|
|
|
|
goto err_clocks;
|
|
|
|
|
|
|
|
dss_clk_enable_all_no_ctx();
|
|
|
|
|
2011-05-23 06:46:54 -06:00
|
|
|
dss_init_ctx_loss_count();
|
2011-01-23 23:21:58 -07:00
|
|
|
|
2011-05-16 04:52:51 -06:00
|
|
|
/* disable LCD and DIGIT output. This seems to fix the synclost
|
|
|
|
* problem that we get, if the bootloader starts the DSS and
|
|
|
|
* the kernel resets it */
|
|
|
|
omap_writel(omap_readl(0x48050440) & ~0x3, 0x48050440);
|
|
|
|
|
|
|
|
_omap_dss_reset();
|
|
|
|
|
|
|
|
/* autoidle */
|
|
|
|
REG_FLD_MOD(DSS_SYSCONFIG, 1, 0, 0);
|
|
|
|
|
|
|
|
/* Select DPLL */
|
|
|
|
REG_FLD_MOD(DSS_CONTROL, 0, 0, 0);
|
|
|
|
|
|
|
|
#ifdef CONFIG_OMAP2_DSS_VENC
|
|
|
|
REG_FLD_MOD(DSS_CONTROL, 1, 4, 4); /* venc dac demen */
|
|
|
|
REG_FLD_MOD(DSS_CONTROL, 1, 3, 3); /* venc clock 4x enable */
|
|
|
|
REG_FLD_MOD(DSS_CONTROL, 0, 2, 2); /* venc clock mode = normal */
|
|
|
|
#endif
|
|
|
|
dss.dsi_clk_source[0] = OMAP_DSS_CLK_SRC_FCK;
|
|
|
|
dss.dsi_clk_source[1] = OMAP_DSS_CLK_SRC_FCK;
|
|
|
|
dss.dispc_clk_source = OMAP_DSS_CLK_SRC_FCK;
|
|
|
|
dss.lcd_clk_source[0] = OMAP_DSS_CLK_SRC_FCK;
|
|
|
|
dss.lcd_clk_source[1] = OMAP_DSS_CLK_SRC_FCK;
|
2011-01-23 23:21:57 -07:00
|
|
|
|
2011-03-02 03:47:54 -07:00
|
|
|
r = dpi_init();
|
|
|
|
if (r) {
|
|
|
|
DSSERR("Failed to initialize DPI\n");
|
|
|
|
goto err_dpi;
|
|
|
|
}
|
|
|
|
|
|
|
|
r = sdi_init();
|
|
|
|
if (r) {
|
|
|
|
DSSERR("Failed to initialize SDI\n");
|
|
|
|
goto err_sdi;
|
|
|
|
}
|
|
|
|
|
2011-05-16 04:52:51 -06:00
|
|
|
dss_save_context();
|
|
|
|
|
|
|
|
rev = dss_read_reg(DSS_REVISION);
|
|
|
|
printk(KERN_INFO "OMAP DSS rev %d.%d\n",
|
|
|
|
FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0));
|
|
|
|
|
2011-01-23 23:21:58 -07:00
|
|
|
dss_clk_disable_all_no_ctx();
|
2011-05-16 04:52:51 -06:00
|
|
|
|
2011-01-23 23:21:58 -07:00
|
|
|
return 0;
|
2011-03-02 03:47:54 -07:00
|
|
|
err_sdi:
|
|
|
|
dpi_exit();
|
|
|
|
err_dpi:
|
2011-01-23 23:21:58 -07:00
|
|
|
dss_clk_disable_all_no_ctx();
|
|
|
|
dss_put_clocks();
|
|
|
|
err_clocks:
|
2011-05-16 04:52:51 -06:00
|
|
|
iounmap(dss.base);
|
|
|
|
err_ioremap:
|
2011-01-23 23:21:57 -07:00
|
|
|
return r;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int omap_dsshw_remove(struct platform_device *pdev)
|
|
|
|
{
|
2011-05-16 04:52:51 -06:00
|
|
|
dpi_exit();
|
|
|
|
sdi_exit();
|
2011-01-23 23:21:58 -07:00
|
|
|
|
2011-05-16 04:52:51 -06:00
|
|
|
iounmap(dss.base);
|
2011-01-23 23:21:57 -07:00
|
|
|
|
2011-01-23 23:21:58 -07:00
|
|
|
/*
|
|
|
|
* As part of hwmod changes, DSS is not the only controller of dss
|
|
|
|
* clocks; hwmod framework itself will also enable clocks during hwmod
|
|
|
|
* init for dss, and autoidle is set in h/w for DSS. Hence, there's no
|
|
|
|
* need to disable clocks if their usecounts > 1.
|
|
|
|
*/
|
|
|
|
WARN_ON(dss.num_clks_enabled > 0);
|
|
|
|
|
|
|
|
dss_put_clocks();
|
2011-05-16 04:52:51 -06:00
|
|
|
|
2011-01-23 23:21:57 -07:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct platform_driver omap_dsshw_driver = {
|
|
|
|
.probe = omap_dsshw_probe,
|
|
|
|
.remove = omap_dsshw_remove,
|
|
|
|
.driver = {
|
|
|
|
.name = "omapdss_dss",
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
int dss_init_platform_driver(void)
|
|
|
|
{
|
|
|
|
return platform_driver_register(&omap_dsshw_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
void dss_uninit_platform_driver(void)
|
|
|
|
{
|
|
|
|
return platform_driver_unregister(&omap_dsshw_driver);
|
|
|
|
}
|