MLK-23331 arm64: dts: imx8mn: Update settings according to latest datasheet
According to latest datasheet Rev.0.1, 03/2020, VDD_ARM does NOT have dependency on VDD_SOC, so below table in datasheet can be used directly for VDD_ARM: Clock Voltage 1.2GHz 0.85V 1.4GHz 0.95V 1.5GHz 1.0V For DDR4 EVK board, system runs at nominal mode, so GPU can ONLY run up to 400MHz. For LPDDR4 EVK board, system runs at over-drive mode, so GPU can run up to 600MHz. Signed-off-by: Anson Huang <Anson.Huang@nxp.com> Reviewed-by: Jacky Bai <ping.bai@nxp.com>5.4-rM2-2.2.x-imx-squashed
parent
befb57153a
commit
0cd4e78334
|
@ -97,12 +97,6 @@
|
|||
};
|
||||
};
|
||||
|
||||
&a53_opp_table {
|
||||
opp-1200000000 {
|
||||
opp-microvolt = <950000>;
|
||||
};
|
||||
};
|
||||
|
||||
&clk {
|
||||
assigned-clocks = <&clk IMX8MN_AUDIO_PLL1>, <&clk IMX8MN_AUDIO_PLL2>;
|
||||
assigned-clock-rates = <393216000>, <361267200>;
|
||||
|
@ -831,6 +825,19 @@
|
|||
};
|
||||
|
||||
&gpu {
|
||||
assigned-clocks = <&clk IMX8MN_CLK_GPU_CORE_SRC>,
|
||||
<&clk IMX8MN_CLK_GPU_SHADER_SRC>,
|
||||
<&clk IMX8MN_CLK_GPU_AXI>,
|
||||
<&clk IMX8MN_CLK_GPU_AHB>,
|
||||
<&clk IMX8MN_GPU_PLL>,
|
||||
<&clk IMX8MN_CLK_GPU_CORE_DIV>,
|
||||
<&clk IMX8MN_CLK_GPU_SHADER_DIV>;
|
||||
assigned-clock-parents = <&clk IMX8MN_GPU_PLL_OUT>,
|
||||
<&clk IMX8MN_GPU_PLL_OUT>,
|
||||
<&clk IMX8MN_SYS_PLL1_800M>,
|
||||
<&clk IMX8MN_SYS_PLL1_800M>;
|
||||
assigned-clock-rates = <0>, <0>, <800000000>, <400000000>, <1200000000>,
|
||||
<400000000>, <400000000>;
|
||||
status= "okay";
|
||||
};
|
||||
|
||||
|
|
|
@ -125,12 +125,6 @@
|
|||
cpu-supply = <&buck2_reg>;
|
||||
};
|
||||
|
||||
&a53_opp_table {
|
||||
opp-1200000000 {
|
||||
opp-microvolt = <950000>;
|
||||
};
|
||||
};
|
||||
|
||||
&clk {
|
||||
assigned-clocks = <&clk IMX8MN_AUDIO_PLL1>, <&clk IMX8MN_AUDIO_PLL2>;
|
||||
assigned-clock-rates = <393216000>, <361267200>;
|
||||
|
|
Loading…
Reference in New Issue