dt-bindings: display: fsl-imx-drm: Add i.MX8 DPR(Display Prefetch Resolve) support
The Display Prefetch Resolve(DPR) is a processor of fetching display data before the display pipeline which needs data to drive pixels in the active display region. The data is transformed, or resolved from a variety of tiled buffer formats into linear format. The DPR transaction sequences are issued with a high level of DRAM efficiency. This patch adds device tree binding doc support for i.MX8qm/qxp DPR. Signed-off-by: Liu Ying <victor.liu@nxp.com>5.4-rM2-2.2.x-imx-squashed
parent
b76ebc473b
commit
ab29cdf8ae
|
@ -268,6 +268,37 @@ prg@56040000 {
|
||||||
power-domains = <&pd IMX_SC_R_DC_0>;
|
power-domains = <&pd IMX_SC_R_DC_0>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
Freescale i.MX8 DPRC (Display Prefetch Resolve Channel)
|
||||||
|
=======================================================
|
||||||
|
Required properties:
|
||||||
|
- compatible: should be "fsl,<chip>-dpr-channel"
|
||||||
|
- reg: should be register base and length as documented in the
|
||||||
|
datasheet
|
||||||
|
- fsl,sc-resource: SCU resource number as defined in
|
||||||
|
include/dt-bindings/firmware/imx/rsrc.h
|
||||||
|
- fsl,prgs: phandles to the PRG unit(s) attached to this DPRC, the first one
|
||||||
|
is the primary PRG and the second one(if available) is the auxiliary PRG
|
||||||
|
which is used to fetch luma chunk of a YUV frame with 2 planars.
|
||||||
|
- clocks: phandles to the DPRC apb, b and rtram clocks, as described in
|
||||||
|
Documentation/devicetree/bindings/clock/clock-bindings.txt and
|
||||||
|
Documentation/devicetree/bindings/clock/imx8qxp-lpcg.txt.
|
||||||
|
- clock-names: should be "apb", "b" and "rtram"
|
||||||
|
- power-domains: phandle pointing to power domain
|
||||||
|
|
||||||
|
example:
|
||||||
|
|
||||||
|
dpr-channel@560e0000 {
|
||||||
|
compatible = "fsl,imx8qm-dpr-channel";
|
||||||
|
reg = <0x560e0000 0x10000>;
|
||||||
|
fsl,sc-resource = <IMX_SC_R_DC_0_BLIT1>;
|
||||||
|
fsl,prgs = <&dc0_prg2>, <&dc0_prg1>;
|
||||||
|
clocks = <&dc0_dpr0_lpcg 0>,
|
||||||
|
<&dc0_dpr0_lpcg 1>,
|
||||||
|
<&dc0_rtram0_lpcg 0>;
|
||||||
|
clock-names = "apb", "b", "rtram";
|
||||||
|
power-domains = <&pd IMX_SC_R_DC_0>;
|
||||||
|
};
|
||||||
|
|
||||||
Parallel display support
|
Parallel display support
|
||||||
========================
|
========================
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue