1004a2977b
Use the new EBI/NAND bindings to declare NAND chips and remove old NAND nodes along the way. Note that we keep using old bindings in at91rm9200.dtsi because this SoC is not supported by the EBI driver. Signed-off-by: Boris Brezillon <boris.brezillon@free-electrons.com> Tested-by: Peter Rosin <peda@axentia.se> Signed-off-by: Alexandre Belloni <alexandre.belloni@free-electrons.com>
61 lines
950 B
Plaintext
61 lines
950 B
Plaintext
/*
|
|
* at91-linea.dtsi - Device Tree Include file for the Axentia Linea Module.
|
|
*
|
|
* Copyright (C) 2017 Axentia Technologies AB
|
|
*
|
|
* Author: Peter Rosin <peda@axentia.se>
|
|
*
|
|
* Licensed under GPLv2 or later.
|
|
*/
|
|
|
|
#include "sama5d31.dtsi"
|
|
|
|
/ {
|
|
compatible = "axentia,linea",
|
|
"atmel,sama5d31", "atmel,sama5d3", "atmel,sama5";
|
|
|
|
memory {
|
|
reg = <0x20000000 0x4000000>;
|
|
};
|
|
};
|
|
|
|
&slow_xtal {
|
|
clock-frequency = <32768>;
|
|
};
|
|
|
|
&main_xtal {
|
|
clock-frequency = <12000000>;
|
|
};
|
|
|
|
&i2c0 {
|
|
status = "okay";
|
|
|
|
eeprom@51 {
|
|
compatible = "st,24c64", "atmel,24c64";
|
|
reg = <0x51>;
|
|
pagesize = <32>;
|
|
};
|
|
};
|
|
|
|
&ebi {
|
|
pinctrl-0 = <&pinctrl_ebi_nand_addr>;
|
|
pinctrl-names = "default";
|
|
status = "okay";
|
|
};
|
|
|
|
|
|
&nand_controller {
|
|
status = "okay";
|
|
|
|
nand: nand@3 {
|
|
reg = <0x3 0x0 0x2>;
|
|
atmel,rb = <0>;
|
|
nand-bus-width = <8>;
|
|
nand-ecc-mode = "hw";
|
|
nand-ecc-strength = <4>;
|
|
nand-ecc-step-size = <512>;
|
|
nand-on-flash-bbt;
|
|
label = "atmel_nand";
|
|
};
|
|
};
|