Fix clock-in in FPGA pins
Fixes #28 Signed-off-by: Agis Zisimatos <agzisim@gmail.com>merge-requests/14/head
parent
5f79558cec
commit
77dad4e17f
|
@ -1 +1 @@
|
||||||
Subproject commit 9d9a499b545e560bf781fa553c03414ac32dade2
|
Subproject commit b07c5fff9895e3924d95ec917824a95a593327ef
|
File diff suppressed because it is too large
Load Diff
|
@ -33,9 +33,9 @@
|
||||||
"other_text_thickness": 0.15,
|
"other_text_thickness": 0.15,
|
||||||
"other_text_upright": false,
|
"other_text_upright": false,
|
||||||
"pads": {
|
"pads": {
|
||||||
"drill": 2.5,
|
"drill": 0.0,
|
||||||
"height": 5.0,
|
"height": 0.4,
|
||||||
"width": 5.0
|
"width": 0.375
|
||||||
},
|
},
|
||||||
"silk_line_width": 0.15,
|
"silk_line_width": 0.15,
|
||||||
"silk_text_italic": false,
|
"silk_text_italic": false,
|
||||||
|
@ -392,6 +392,11 @@
|
||||||
"name": "50-Ohm",
|
"name": "50-Ohm",
|
||||||
"nets": [
|
"nets": [
|
||||||
"/fpga/CFG_CLK",
|
"/fpga/CFG_CLK",
|
||||||
|
"/fpga/CFG_IO0",
|
||||||
|
"/fpga/CFG_IO1",
|
||||||
|
"/fpga/CFG_IO2",
|
||||||
|
"/fpga/CFG_IO3",
|
||||||
|
"/fpga/~{CFG_CS}",
|
||||||
"/transceiver/RF09CAP_N",
|
"/transceiver/RF09CAP_N",
|
||||||
"/transceiver/RF09CAP_P",
|
"/transceiver/RF09CAP_P",
|
||||||
"/transceiver/RF09N",
|
"/transceiver/RF09N",
|
||||||
|
|
Loading…
Reference in New Issue