Update in PCB from sidloc schematic

* Change SPI CLK of FPGA to L18
* Fixes #44 and #45

Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
merge-requests/12/head
Agis Zisimatos 2022-04-26 17:04:15 +03:00
parent aa2a8d5806
commit 8fc3b2df0d
3 changed files with 1490 additions and 1354 deletions

@ -1 +1 @@
Subproject commit 9b03d488d54772864da1d63f59cc7f0ea1fec70d
Subproject commit 9d9a499b545e560bf781fa553c03414ac32dade2

File diff suppressed because it is too large Load Diff

View File

@ -555,7 +555,7 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 195828b1-b90a-4af2-934f-095afa0cde02)
)
(wire (pts (xy 184.15 48.26) (xy 184.15 49.53))
(wire (pts (xy 184.15 48.26) (xy 184.15 64.77))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 19b75696-73dd-4cb5-bc2b-87bac5b836c3)
)
@ -583,6 +583,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 25cb67e6-bdf0-4545-9a70-dbf114b1cfc3)
)
(wire (pts (xy 194.31 69.85) (xy 176.53 69.85))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 27d74198-473f-4754-8c15-9a40d15c6cfb)
)
(wire (pts (xy 179.07 110.49) (xy 194.31 110.49))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 294323d0-d603-4886-9eb6-15eea011512d)
@ -599,7 +603,7 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 337722c0-7030-4228-bc91-bfd6663cb5af)
)
(wire (pts (xy 171.45 48.26) (xy 171.45 73.66))
(wire (pts (xy 171.45 48.26) (xy 171.45 74.93))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 33d4b82c-be1f-4195-8a94-385c2bb79b7b)
)
@ -631,10 +635,6 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 43b05451-4506-485e-8dad-6dc703cf1024)
)
(wire (pts (xy 173.99 71.12) (xy 194.31 71.12))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 44466368-9d46-421d-9a68-2468cd20dc57)
)
(wire (pts (xy 233.68 76.2) (xy 234.95 76.2))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 473dec22-fafc-4568-b760-a109af927a37)
@ -667,7 +667,7 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 750f1a8c-c00c-47d8-b4e8-1403017541e0)
)
(wire (pts (xy 176.53 48.26) (xy 176.53 68.58))
(wire (pts (xy 176.53 48.26) (xy 176.53 69.85))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 75a25d47-44bc-464e-ade1-3dad59708189)
)
@ -687,6 +687,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 856baa1f-9d12-410f-8653-de325b2723c5)
)
(wire (pts (xy 194.31 74.93) (xy 171.45 74.93))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 85f9935b-27fc-493f-85cc-ac13b18a5480)
)
(wire (pts (xy 173.99 116.84) (xy 194.31 116.84))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 8c87065b-b532-4a1b-8228-43e3a907942f)
@ -707,10 +711,6 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 9328d83d-6da5-457b-92da-43fb4ead4b3f)
)
(wire (pts (xy 171.45 73.66) (xy 194.31 73.66))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 941a53ec-aa44-4aad-aeac-9a7ae2a35696)
)
(wire (pts (xy 121.92 105.41) (xy 121.92 106.68))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 94cbfaac-705a-40af-98ff-1aa3a3cbbce2)
@ -727,6 +727,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 9dbed625-96e0-4b0a-b651-163d0bb3bfcc)
)
(wire (pts (xy 194.31 64.77) (xy 184.15 64.77))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid 9fb9a224-453d-48ec-ad6c-e1a23c730f56)
)
(wire (pts (xy 213.36 97.79) (xy 213.36 100.33))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid a0dcfa43-cb74-4b18-9ad5-80709c5f2843)
@ -743,7 +747,7 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid b1c02fcb-f0e9-4bed-932e-0807e2265416)
)
(wire (pts (xy 179.07 48.26) (xy 179.07 66.04))
(wire (pts (xy 179.07 48.26) (xy 179.07 67.31))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid b1e89af9-52ed-4c6e-9b51-96c22418221c)
)
@ -771,14 +775,10 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid c98b493f-5da2-4374-8196-48bbd3a1cb33)
)
(wire (pts (xy 173.99 48.26) (xy 173.99 71.12))
(wire (pts (xy 173.99 48.26) (xy 173.99 72.39))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid cbe99002-3f5a-4663-ba43-f903bf583048)
)
(wire (pts (xy 176.53 68.58) (xy 194.31 68.58))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid cdf2dc45-416f-45e1-94e6-84ab2c1f1447)
)
(wire (pts (xy 187.96 105.41) (xy 194.31 105.41))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid cfa25a26-99d5-4064-8866-f923e097116b)
@ -787,10 +787,6 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid d2fe63ce-6c5a-4a29-8c9c-d4a640117f12)
)
(wire (pts (xy 179.07 66.04) (xy 194.31 66.04))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid daffee72-f993-4e9d-b338-f3e4ff46aa72)
)
(wire (pts (xy 132.08 92.71) (xy 133.35 92.71))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid e02ec384-7e15-4936-9acc-f874b79590f2)
@ -799,6 +795,14 @@
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid e0c66e1c-ab36-40f6-a4c9-079ed42b9f3b)
)
(wire (pts (xy 194.31 67.31) (xy 179.07 67.31))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid e306e2f9-745c-4d74-a723-8a072f0bf2fe)
)
(wire (pts (xy 194.31 72.39) (xy 173.99 72.39))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid e38fc2a3-426d-4ef7-970c-1b1e56d161ce)
)
(wire (pts (xy 171.45 109.22) (xy 171.45 119.38))
(stroke (width 0) (type default) (color 0 0 0 0))
(uuid e7d7d974-6a17-4028-b531-5f3aebff925f)
@ -833,13 +837,6 @@
(uuid e154ca3e-173b-4da9-b838-c378f31c1204)
)
(global_label "3V3" (shape input) (at 184.15 49.53 270) (fields_autoplaced)
(effects (font (size 1.27 1.27)) (justify right))
(uuid 4924c6a8-ada1-40f2-9894-f9912e62fbe9)
(property "Intersheet References" "${INTERSHEET_REFS}" (id 0) (at 184.2294 55.4507 90)
(effects (font (size 1.27 1.27)) (justify right) hide)
)
)
(global_label "3V3" (shape output) (at 138.43 87.63 0) (fields_autoplaced)
(effects (font (size 1.27 1.27)) (justify left))
(uuid cb03bad5-6bce-4400-8eed-a44771d38df1)
@ -960,10 +957,10 @@
(property "Reference" "TP101" (id 0) (at 135.89 81.28 90)
(effects (font (size 1.27 1.27)) (justify left))
)
(property "Value" "" (id 1) (at 138.43 81.28 90)
(property "Value" "3V3" (id 1) (at 138.43 81.28 90)
(effects (font (size 1.27 1.27)) (justify left))
)
(property "Footprint" "" (id 2) (at 142.24 86.36 0)
(property "Footprint" "lsf-kicad-lib:TestPoint_D0.8mm_Mask-Only" (id 2) (at 142.24 86.36 0)
(effects (font (size 1.27 1.27)) hide)
)
(property "Datasheet" "~" (id 3) (at 142.24 86.36 0)
@ -1223,22 +1220,26 @@
(effects (font (size 1.27 1.27)) (justify left))
(uuid 4c5443ba-edf6-4444-a9bc-07e9a30e9286)
)
(pin "JTDO" input (at 194.31 73.66 180)
(pin "JTDO" input (at 194.31 74.93 180)
(effects (font (size 1.27 1.27)) (justify left))
(uuid 56a04142-6453-41c1-ad11-ef9f2e789586)
)
(pin "JTMS" input (at 194.31 68.58 180)
(pin "JTMS" input (at 194.31 69.85 180)
(effects (font (size 1.27 1.27)) (justify left))
(uuid 46fb9ebc-48a1-43fb-b82f-c8a4945b5d70)
)
(pin "JTDI" input (at 194.31 66.04 180)
(pin "JTDI" input (at 194.31 67.31 180)
(effects (font (size 1.27 1.27)) (justify left))
(uuid d921ac40-acc6-423b-bfd8-c4851f3883ca)
)
(pin "JTCK" input (at 194.31 71.12 180)
(pin "JTCK" input (at 194.31 72.39 180)
(effects (font (size 1.27 1.27)) (justify left))
(uuid 3914f76d-f2ae-4435-805c-109e991e4dbd)
)
(pin "FPGA_3V3" output (at 194.31 64.77 180)
(effects (font (size 1.27 1.27)) (justify left))
(uuid 7289e297-9e18-4e41-96a9-52118cd07972)
)
)
(sheet (at 194.31 100.33) (size 39.37 34.29)
@ -1585,6 +1586,9 @@
(path "/3c19fda9-55de-469e-9693-2d8993bca106/e4cff055-c4f8-4367-a66e-53cba442da36"
(reference "C632") (unit 1) (value "100n") (footprint "Capacitor_SMD:C_0402_1005Metric")
)
(path "/3c19fda9-55de-469e-9693-2d8993bca106/1bae8a9a-73a5-4b80-aafe-d6267ec1f9e3"
(reference "C633") (unit 1) (value "100n") (footprint "Capacitor_SMD:C_0402_1005Metric")
)
(path "/7e10c94a-7591-4892-9351-18ebe562ea30/e7e8ed8d-4df9-4204-93ee-c3c93707dcc6"
(reference "C701") (unit 1) (value "1n") (footprint "Capacitor_SMD:C_0402_1005Metric")
)