2012-12-23 15:25:27 -07:00
|
|
|
/*
|
|
|
|
Montage Technology TS2020 - Silicon Tuner driver
|
|
|
|
Copyright (C) 2009-2012 Konstantin Dimitrov <kosio.dimitrov@gmail.com>
|
|
|
|
|
|
|
|
Copyright (C) 2009-2012 TurboSight.com
|
|
|
|
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
the Free Software Foundation; either version 2 of the License, or
|
|
|
|
(at your option) any later version.
|
|
|
|
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
along with this program; if not, write to the Free Software
|
|
|
|
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "dvb_frontend.h"
|
|
|
|
#include "ts2020.h"
|
2015-03-27 15:14:25 -06:00
|
|
|
#include <linux/regmap.h>
|
2012-12-23 15:25:27 -07:00
|
|
|
|
|
|
|
#define TS2020_XTAL_FREQ 27000 /* in kHz */
|
2012-12-28 15:40:33 -07:00
|
|
|
#define FREQ_OFFSET_LOW_SYM_RATE 3000
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2012-12-28 15:40:33 -07:00
|
|
|
struct ts2020_priv {
|
2015-03-26 17:20:42 -06:00
|
|
|
struct i2c_client *client;
|
2015-03-27 15:14:25 -06:00
|
|
|
struct mutex regmap_mutex;
|
|
|
|
struct regmap_config regmap_config;
|
|
|
|
struct regmap *regmap;
|
2015-03-23 15:26:55 -06:00
|
|
|
struct dvb_frontend *fe;
|
2015-05-26 09:04:00 -06:00
|
|
|
int (*get_agc_pwm)(struct dvb_frontend *fe, u8 *_agc_pwm);
|
2012-12-28 15:40:33 -07:00
|
|
|
/* i2c details */
|
|
|
|
int i2c_address;
|
2012-12-23 15:25:27 -07:00
|
|
|
struct i2c_adapter *i2c;
|
2015-03-23 11:14:40 -06:00
|
|
|
u8 clk_out:2;
|
|
|
|
u8 clk_out_div:5;
|
2015-03-26 07:04:09 -06:00
|
|
|
u32 frequency_div; /* LO output divider switch frequency */
|
|
|
|
u32 frequency_khz; /* actual used LO frequency */
|
2015-03-23 11:14:40 -06:00
|
|
|
#define TS2020_M88TS2020 0
|
|
|
|
#define TS2020_M88TS2022 1
|
|
|
|
u8 tuner;
|
|
|
|
u8 loop_through:1;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct ts2020_reg_val {
|
|
|
|
u8 reg;
|
|
|
|
u8 val;
|
2012-12-23 15:25:27 -07:00
|
|
|
};
|
|
|
|
|
2012-12-28 15:40:33 -07:00
|
|
|
static int ts2020_release(struct dvb_frontend *fe)
|
2012-12-23 15:25:27 -07:00
|
|
|
{
|
2015-03-26 17:20:42 -06:00
|
|
|
struct ts2020_priv *priv = fe->tuner_priv;
|
|
|
|
struct i2c_client *client = priv->client;
|
|
|
|
|
|
|
|
dev_dbg(&client->dev, "\n");
|
|
|
|
|
|
|
|
i2c_unregister_device(client);
|
2012-12-28 15:40:33 -07:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int ts2020_sleep(struct dvb_frontend *fe)
|
2012-12-23 15:25:27 -07:00
|
|
|
{
|
2012-12-28 15:40:33 -07:00
|
|
|
struct ts2020_priv *priv = fe->tuner_priv;
|
2015-03-24 06:40:58 -06:00
|
|
|
u8 u8tmp;
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2015-03-24 06:40:58 -06:00
|
|
|
if (priv->tuner == TS2020_M88TS2020)
|
|
|
|
u8tmp = 0x0a; /* XXX: probably wrong */
|
|
|
|
else
|
|
|
|
u8tmp = 0x00;
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2015-03-27 15:14:25 -06:00
|
|
|
return regmap_write(priv->regmap, u8tmp, 0x00);
|
2012-12-23 15:25:27 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static int ts2020_init(struct dvb_frontend *fe)
|
|
|
|
{
|
2012-12-28 15:40:33 -07:00
|
|
|
struct ts2020_priv *priv = fe->tuner_priv;
|
2015-03-23 11:14:40 -06:00
|
|
|
int i;
|
|
|
|
u8 u8tmp;
|
|
|
|
|
|
|
|
if (priv->tuner == TS2020_M88TS2020) {
|
2015-03-27 15:14:25 -06:00
|
|
|
regmap_write(priv->regmap, 0x42, 0x73);
|
|
|
|
regmap_write(priv->regmap, 0x05, priv->clk_out_div);
|
|
|
|
regmap_write(priv->regmap, 0x20, 0x27);
|
|
|
|
regmap_write(priv->regmap, 0x07, 0x02);
|
|
|
|
regmap_write(priv->regmap, 0x11, 0xff);
|
|
|
|
regmap_write(priv->regmap, 0x60, 0xf9);
|
|
|
|
regmap_write(priv->regmap, 0x08, 0x01);
|
|
|
|
regmap_write(priv->regmap, 0x00, 0x41);
|
2015-03-23 11:14:40 -06:00
|
|
|
} else {
|
|
|
|
static const struct ts2020_reg_val reg_vals[] = {
|
|
|
|
{0x7d, 0x9d},
|
|
|
|
{0x7c, 0x9a},
|
|
|
|
{0x7a, 0x76},
|
|
|
|
{0x3b, 0x01},
|
|
|
|
{0x63, 0x88},
|
|
|
|
{0x61, 0x85},
|
|
|
|
{0x22, 0x30},
|
|
|
|
{0x30, 0x40},
|
|
|
|
{0x20, 0x23},
|
|
|
|
{0x24, 0x02},
|
|
|
|
{0x12, 0xa0},
|
|
|
|
};
|
|
|
|
|
2015-03-27 15:14:25 -06:00
|
|
|
regmap_write(priv->regmap, 0x00, 0x01);
|
|
|
|
regmap_write(priv->regmap, 0x00, 0x03);
|
2015-03-23 11:14:40 -06:00
|
|
|
|
|
|
|
switch (priv->clk_out) {
|
|
|
|
case TS2020_CLK_OUT_DISABLED:
|
|
|
|
u8tmp = 0x60;
|
|
|
|
break;
|
|
|
|
case TS2020_CLK_OUT_ENABLED:
|
|
|
|
u8tmp = 0x70;
|
2015-03-27 15:14:25 -06:00
|
|
|
regmap_write(priv->regmap, 0x05, priv->clk_out_div);
|
2015-03-23 11:14:40 -06:00
|
|
|
break;
|
|
|
|
case TS2020_CLK_OUT_ENABLED_XTALOUT:
|
|
|
|
u8tmp = 0x6c;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
u8tmp = 0x60;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2015-03-27 15:14:25 -06:00
|
|
|
regmap_write(priv->regmap, 0x42, u8tmp);
|
2015-03-23 11:14:40 -06:00
|
|
|
|
|
|
|
if (priv->loop_through)
|
|
|
|
u8tmp = 0xec;
|
|
|
|
else
|
|
|
|
u8tmp = 0x6c;
|
2012-12-28 15:40:33 -07:00
|
|
|
|
2015-03-27 15:14:25 -06:00
|
|
|
regmap_write(priv->regmap, 0x62, u8tmp);
|
2015-03-23 11:14:40 -06:00
|
|
|
|
|
|
|
for (i = 0; i < ARRAY_SIZE(reg_vals); i++)
|
2015-03-27 15:14:25 -06:00
|
|
|
regmap_write(priv->regmap, reg_vals[i].reg,
|
|
|
|
reg_vals[i].val);
|
2015-03-23 11:14:40 -06:00
|
|
|
}
|
2012-12-28 15:40:33 -07:00
|
|
|
|
2012-12-23 15:25:27 -07:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2012-12-28 15:40:33 -07:00
|
|
|
static int ts2020_tuner_gate_ctrl(struct dvb_frontend *fe, u8 offset)
|
2012-12-23 15:25:27 -07:00
|
|
|
{
|
2015-03-27 15:14:25 -06:00
|
|
|
struct ts2020_priv *priv = fe->tuner_priv;
|
2012-12-28 15:40:33 -07:00
|
|
|
int ret;
|
2015-03-27 15:14:25 -06:00
|
|
|
ret = regmap_write(priv->regmap, 0x51, 0x1f - offset);
|
|
|
|
ret |= regmap_write(priv->regmap, 0x51, 0x1f);
|
|
|
|
ret |= regmap_write(priv->regmap, 0x50, offset);
|
|
|
|
ret |= regmap_write(priv->regmap, 0x50, 0x00);
|
2012-12-28 15:40:33 -07:00
|
|
|
msleep(20);
|
|
|
|
return ret;
|
|
|
|
}
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2012-12-28 15:40:33 -07:00
|
|
|
static int ts2020_set_tuner_rf(struct dvb_frontend *fe)
|
|
|
|
{
|
2015-03-27 15:14:25 -06:00
|
|
|
struct ts2020_priv *dev = fe->tuner_priv;
|
|
|
|
int ret;
|
|
|
|
unsigned int utmp;
|
|
|
|
|
|
|
|
ret = regmap_read(dev->regmap, 0x3d, &utmp);
|
|
|
|
utmp &= 0x7f;
|
|
|
|
if (utmp < 0x16)
|
|
|
|
utmp = 0xa1;
|
|
|
|
else if (utmp == 0x16)
|
|
|
|
utmp = 0x99;
|
2012-12-28 15:40:33 -07:00
|
|
|
else
|
2015-03-27 15:14:25 -06:00
|
|
|
utmp = 0xf9;
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2015-03-27 15:14:25 -06:00
|
|
|
regmap_write(dev->regmap, 0x60, utmp);
|
|
|
|
ret = ts2020_tuner_gate_ctrl(fe, 0x08);
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2015-03-27 15:14:25 -06:00
|
|
|
return ret;
|
2012-12-23 15:25:27 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static int ts2020_set_params(struct dvb_frontend *fe)
|
|
|
|
{
|
|
|
|
struct dtv_frontend_properties *c = &fe->dtv_property_cache;
|
2013-01-03 12:37:25 -07:00
|
|
|
struct ts2020_priv *priv = fe->tuner_priv;
|
2012-12-28 15:40:33 -07:00
|
|
|
int ret;
|
2015-03-27 15:14:25 -06:00
|
|
|
unsigned int utmp;
|
2012-12-28 15:40:33 -07:00
|
|
|
u32 f3db, gdiv28;
|
2015-03-26 07:04:09 -06:00
|
|
|
u16 u16tmp, value, lpf_coeff;
|
|
|
|
u8 buf[3], reg10, lpf_mxdiv, mlpf_max, mlpf_min, nlpf;
|
|
|
|
unsigned int f_ref_khz, f_vco_khz, div_ref, div_out, pll_n;
|
|
|
|
unsigned int frequency_khz = c->frequency;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Integer-N PLL synthesizer
|
|
|
|
* kHz is used for all calculations to keep calculations within 32-bit
|
|
|
|
*/
|
|
|
|
f_ref_khz = TS2020_XTAL_FREQ;
|
|
|
|
div_ref = DIV_ROUND_CLOSEST(f_ref_khz, 2000);
|
|
|
|
|
|
|
|
/* select LO output divider */
|
|
|
|
if (frequency_khz < priv->frequency_div) {
|
|
|
|
div_out = 4;
|
|
|
|
reg10 = 0x10;
|
|
|
|
} else {
|
|
|
|
div_out = 2;
|
|
|
|
reg10 = 0x00;
|
|
|
|
}
|
|
|
|
|
|
|
|
f_vco_khz = frequency_khz * div_out;
|
|
|
|
pll_n = f_vco_khz * div_ref / f_ref_khz;
|
|
|
|
pll_n += pll_n % 2;
|
|
|
|
priv->frequency_khz = pll_n * f_ref_khz / div_ref / div_out;
|
|
|
|
|
|
|
|
pr_debug("frequency=%u offset=%d f_vco_khz=%u pll_n=%u div_ref=%u div_out=%u\n",
|
|
|
|
priv->frequency_khz, priv->frequency_khz - c->frequency,
|
|
|
|
f_vco_khz, pll_n, div_ref, div_out);
|
2012-12-28 15:40:33 -07:00
|
|
|
|
2015-03-23 11:14:40 -06:00
|
|
|
if (priv->tuner == TS2020_M88TS2020) {
|
|
|
|
lpf_coeff = 2766;
|
2015-03-26 07:04:09 -06:00
|
|
|
reg10 |= 0x01;
|
2015-03-27 15:14:25 -06:00
|
|
|
ret = regmap_write(priv->regmap, 0x10, reg10);
|
2015-03-23 11:14:40 -06:00
|
|
|
} else {
|
|
|
|
lpf_coeff = 3200;
|
2015-03-26 07:04:09 -06:00
|
|
|
reg10 |= 0x0b;
|
2015-03-27 15:14:25 -06:00
|
|
|
ret = regmap_write(priv->regmap, 0x10, reg10);
|
|
|
|
ret |= regmap_write(priv->regmap, 0x11, 0x40);
|
2015-03-23 11:14:40 -06:00
|
|
|
}
|
2012-12-28 15:40:33 -07:00
|
|
|
|
2015-03-26 07:04:09 -06:00
|
|
|
u16tmp = pll_n - 1024;
|
|
|
|
buf[0] = (u16tmp >> 8) & 0xff;
|
|
|
|
buf[1] = (u16tmp >> 0) & 0xff;
|
|
|
|
buf[2] = div_ref - 8;
|
|
|
|
|
2015-03-27 15:14:25 -06:00
|
|
|
ret |= regmap_write(priv->regmap, 0x01, buf[0]);
|
|
|
|
ret |= regmap_write(priv->regmap, 0x02, buf[1]);
|
|
|
|
ret |= regmap_write(priv->regmap, 0x03, buf[2]);
|
2012-12-28 15:40:33 -07:00
|
|
|
|
|
|
|
ret |= ts2020_tuner_gate_ctrl(fe, 0x10);
|
|
|
|
if (ret < 0)
|
|
|
|
return -ENODEV;
|
|
|
|
|
|
|
|
ret |= ts2020_tuner_gate_ctrl(fe, 0x08);
|
|
|
|
|
|
|
|
/* Tuner RF */
|
2015-03-23 11:14:40 -06:00
|
|
|
if (priv->tuner == TS2020_M88TS2020)
|
|
|
|
ret |= ts2020_set_tuner_rf(fe);
|
2012-12-28 15:40:33 -07:00
|
|
|
|
|
|
|
gdiv28 = (TS2020_XTAL_FREQ / 1000 * 1694 + 500) / 1000;
|
2015-03-27 15:14:25 -06:00
|
|
|
ret |= regmap_write(priv->regmap, 0x04, gdiv28 & 0xff);
|
2012-12-28 15:40:33 -07:00
|
|
|
ret |= ts2020_tuner_gate_ctrl(fe, 0x04);
|
|
|
|
if (ret < 0)
|
|
|
|
return -ENODEV;
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2015-03-23 11:14:40 -06:00
|
|
|
if (priv->tuner == TS2020_M88TS2022) {
|
2015-03-27 15:14:25 -06:00
|
|
|
ret = regmap_write(priv->regmap, 0x25, 0x00);
|
|
|
|
ret |= regmap_write(priv->regmap, 0x27, 0x70);
|
|
|
|
ret |= regmap_write(priv->regmap, 0x41, 0x09);
|
|
|
|
ret |= regmap_write(priv->regmap, 0x08, 0x0b);
|
2015-03-23 11:14:40 -06:00
|
|
|
if (ret < 0)
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
2015-03-27 15:14:25 -06:00
|
|
|
regmap_read(priv->regmap, 0x26, &utmp);
|
|
|
|
value = utmp;
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2015-03-26 07:49:17 -06:00
|
|
|
f3db = (c->bandwidth_hz / 1000 / 2) + 2000;
|
|
|
|
f3db += FREQ_OFFSET_LOW_SYM_RATE; /* FIXME: ~always too wide filter */
|
|
|
|
f3db = clamp(f3db, 7000U, 40000U);
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2012-12-28 15:40:33 -07:00
|
|
|
gdiv28 = gdiv28 * 207 / (value * 2 + 151);
|
|
|
|
mlpf_max = gdiv28 * 135 / 100;
|
|
|
|
mlpf_min = gdiv28 * 78 / 100;
|
2012-12-23 15:25:27 -07:00
|
|
|
if (mlpf_max > 63)
|
|
|
|
mlpf_max = 63;
|
|
|
|
|
2012-12-28 15:40:33 -07:00
|
|
|
nlpf = (f3db * gdiv28 * 2 / lpf_coeff /
|
|
|
|
(TS2020_XTAL_FREQ / 1000) + 1) / 2;
|
2012-12-23 15:25:27 -07:00
|
|
|
if (nlpf > 23)
|
|
|
|
nlpf = 23;
|
|
|
|
if (nlpf < 1)
|
|
|
|
nlpf = 1;
|
|
|
|
|
2012-12-28 15:40:33 -07:00
|
|
|
lpf_mxdiv = (nlpf * (TS2020_XTAL_FREQ / 1000)
|
|
|
|
* lpf_coeff * 2 / f3db + 1) / 2;
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2012-12-28 15:40:33 -07:00
|
|
|
if (lpf_mxdiv < mlpf_min) {
|
2012-12-23 15:25:27 -07:00
|
|
|
nlpf++;
|
2012-12-28 15:40:33 -07:00
|
|
|
lpf_mxdiv = (nlpf * (TS2020_XTAL_FREQ / 1000)
|
|
|
|
* lpf_coeff * 2 / f3db + 1) / 2;
|
2012-12-23 15:25:27 -07:00
|
|
|
}
|
|
|
|
|
2012-12-28 15:40:33 -07:00
|
|
|
if (lpf_mxdiv > mlpf_max)
|
|
|
|
lpf_mxdiv = mlpf_max;
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2015-03-27 15:14:25 -06:00
|
|
|
ret = regmap_write(priv->regmap, 0x04, lpf_mxdiv);
|
|
|
|
ret |= regmap_write(priv->regmap, 0x06, nlpf);
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2012-12-28 15:40:33 -07:00
|
|
|
ret |= ts2020_tuner_gate_ctrl(fe, 0x04);
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2012-12-28 15:40:33 -07:00
|
|
|
ret |= ts2020_tuner_gate_ctrl(fe, 0x01);
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2012-12-28 15:40:33 -07:00
|
|
|
msleep(80);
|
|
|
|
|
|
|
|
return (ret < 0) ? -EINVAL : 0;
|
|
|
|
}
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2012-12-28 15:40:33 -07:00
|
|
|
static int ts2020_get_frequency(struct dvb_frontend *fe, u32 *frequency)
|
|
|
|
{
|
|
|
|
struct ts2020_priv *priv = fe->tuner_priv;
|
2015-03-23 11:14:40 -06:00
|
|
|
|
2015-03-26 07:04:09 -06:00
|
|
|
*frequency = priv->frequency_khz;
|
2015-03-23 11:14:40 -06:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int ts2020_get_if_frequency(struct dvb_frontend *fe, u32 *frequency)
|
|
|
|
{
|
|
|
|
*frequency = 0; /* Zero-IF */
|
2012-12-23 15:25:27 -07:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2015-05-26 09:04:00 -06:00
|
|
|
/*
|
|
|
|
* Get the tuner gain.
|
|
|
|
* @fe: The front end for which we're determining the gain
|
|
|
|
* @v_agc: The voltage of the AGC from the demodulator (0-2600mV)
|
|
|
|
* @_gain: Where to store the gain (in 0.001dB units)
|
|
|
|
*
|
|
|
|
* Returns 0 or a negative error code.
|
|
|
|
*/
|
|
|
|
static int ts2020_read_tuner_gain(struct dvb_frontend *fe, unsigned v_agc,
|
|
|
|
__s64 *_gain)
|
2012-12-23 15:25:27 -07:00
|
|
|
{
|
2015-03-27 15:14:25 -06:00
|
|
|
struct ts2020_priv *priv = fe->tuner_priv;
|
2015-05-26 09:04:00 -06:00
|
|
|
unsigned long gain1, gain2, gain3;
|
|
|
|
unsigned utmp;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
/* Read the RF gain */
|
|
|
|
ret = regmap_read(priv->regmap, 0x3d, &utmp);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
gain1 = utmp & 0x1f;
|
|
|
|
|
|
|
|
/* Read the baseband gain */
|
|
|
|
ret = regmap_read(priv->regmap, 0x21, &utmp);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
gain2 = utmp & 0x1f;
|
|
|
|
|
|
|
|
switch (priv->tuner) {
|
|
|
|
case TS2020_M88TS2020:
|
|
|
|
gain1 = clamp_t(long, gain1, 0, 15);
|
|
|
|
gain2 = clamp_t(long, gain2, 0, 13);
|
|
|
|
v_agc = clamp_t(long, v_agc, 400, 1100);
|
|
|
|
|
|
|
|
*_gain = -(gain1 * 2330 +
|
|
|
|
gain2 * 3500 +
|
|
|
|
v_agc * 24 / 10 * 10 +
|
|
|
|
10000);
|
|
|
|
/* gain in range -19600 to -116850 in units of 0.001dB */
|
|
|
|
break;
|
|
|
|
|
|
|
|
case TS2020_M88TS2022:
|
|
|
|
ret = regmap_read(priv->regmap, 0x66, &utmp);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
gain3 = (utmp >> 3) & 0x07;
|
|
|
|
|
|
|
|
gain1 = clamp_t(long, gain1, 0, 15);
|
|
|
|
gain2 = clamp_t(long, gain2, 2, 16);
|
|
|
|
gain3 = clamp_t(long, gain3, 0, 6);
|
|
|
|
v_agc = clamp_t(long, v_agc, 600, 1600);
|
|
|
|
|
|
|
|
*_gain = -(gain1 * 2650 +
|
|
|
|
gain2 * 3380 +
|
|
|
|
gain3 * 2850 +
|
|
|
|
v_agc * 176 / 100 * 10 -
|
|
|
|
30000);
|
|
|
|
/* gain in range -47320 to -158950 in units of 0.001dB */
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Get the AGC information from the demodulator and use that to calculate the
|
|
|
|
* tuner gain.
|
|
|
|
*/
|
|
|
|
static int ts2020_get_tuner_gain(struct dvb_frontend *fe, __s64 *_gain)
|
|
|
|
{
|
|
|
|
struct ts2020_priv *priv = fe->tuner_priv;
|
|
|
|
int v_agc = 0, ret;
|
|
|
|
u8 agc_pwm;
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2015-05-26 09:04:00 -06:00
|
|
|
/* Read the AGC PWM rate from the demodulator */
|
|
|
|
if (priv->get_agc_pwm) {
|
|
|
|
ret = priv->get_agc_pwm(fe, &agc_pwm);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2015-05-26 09:04:00 -06:00
|
|
|
switch (priv->tuner) {
|
|
|
|
case TS2020_M88TS2020:
|
|
|
|
v_agc = (int)agc_pwm * 20 - 1166;
|
|
|
|
break;
|
|
|
|
case TS2020_M88TS2022:
|
|
|
|
v_agc = (int)agc_pwm * 16 - 670;
|
|
|
|
break;
|
|
|
|
}
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2015-05-26 09:04:00 -06:00
|
|
|
if (v_agc < 0)
|
|
|
|
v_agc = 0;
|
|
|
|
}
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2015-05-26 09:04:00 -06:00
|
|
|
return ts2020_read_tuner_gain(fe, v_agc, _gain);
|
|
|
|
}
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2015-05-26 09:04:00 -06:00
|
|
|
/*
|
|
|
|
* Read TS2020 signal strength in v3 format.
|
|
|
|
*/
|
|
|
|
static int ts2020_read_signal_strength(struct dvb_frontend *fe,
|
|
|
|
u16 *signal_strength)
|
|
|
|
{
|
|
|
|
unsigned strength;
|
|
|
|
__s64 gain;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
/* Determine the total gain of the tuner */
|
|
|
|
ret = ts2020_get_tuner_gain(fe, &gain);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
/* Calculate the signal strength based on the total gain of the tuner */
|
|
|
|
if (gain < -85000)
|
|
|
|
/* 0%: no signal or weak signal */
|
|
|
|
strength = 0;
|
|
|
|
else if (gain < -65000)
|
|
|
|
/* 0% - 60%: weak signal */
|
|
|
|
strength = 0 + (85000 + gain) * 3 / 1000;
|
|
|
|
else if (gain < -45000)
|
|
|
|
/* 60% - 90%: normal signal */
|
|
|
|
strength = 60 + (65000 + gain) * 3 / 2000;
|
|
|
|
else
|
|
|
|
/* 90% - 99%: strong signal */
|
|
|
|
strength = 90 + (45000 + gain) / 5000;
|
2012-12-23 15:25:27 -07:00
|
|
|
|
2015-05-26 09:04:00 -06:00
|
|
|
*signal_strength = strength * 65535 / 100;
|
2012-12-23 15:25:27 -07:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2012-12-28 15:40:33 -07:00
|
|
|
static struct dvb_tuner_ops ts2020_tuner_ops = {
|
2012-12-23 15:25:27 -07:00
|
|
|
.info = {
|
2012-12-28 15:40:33 -07:00
|
|
|
.name = "TS2020",
|
2012-12-23 15:25:27 -07:00
|
|
|
.frequency_min = 950000,
|
2012-12-28 15:40:33 -07:00
|
|
|
.frequency_max = 2150000
|
2012-12-23 15:25:27 -07:00
|
|
|
},
|
|
|
|
.init = ts2020_init,
|
|
|
|
.release = ts2020_release,
|
2012-12-28 15:40:33 -07:00
|
|
|
.sleep = ts2020_sleep,
|
2012-12-23 15:25:27 -07:00
|
|
|
.set_params = ts2020_set_params,
|
|
|
|
.get_frequency = ts2020_get_frequency,
|
2015-03-23 11:14:40 -06:00
|
|
|
.get_if_frequency = ts2020_get_if_frequency,
|
2012-12-28 15:40:33 -07:00
|
|
|
.get_rf_strength = ts2020_read_signal_strength,
|
2012-12-23 15:25:27 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
struct dvb_frontend *ts2020_attach(struct dvb_frontend *fe,
|
2012-12-28 15:40:33 -07:00
|
|
|
const struct ts2020_config *config,
|
|
|
|
struct i2c_adapter *i2c)
|
2012-12-23 15:25:27 -07:00
|
|
|
{
|
2015-03-26 17:20:42 -06:00
|
|
|
struct i2c_client *client;
|
|
|
|
struct i2c_board_info board_info;
|
2015-04-02 05:03:11 -06:00
|
|
|
|
|
|
|
/* This is only used by ts2020_probe() so can be on the stack */
|
2015-03-26 17:20:42 -06:00
|
|
|
struct ts2020_config pdata;
|
|
|
|
|
|
|
|
memcpy(&pdata, config, sizeof(pdata));
|
|
|
|
pdata.fe = fe;
|
|
|
|
pdata.attach_in_use = true;
|
|
|
|
|
|
|
|
memset(&board_info, 0, sizeof(board_info));
|
|
|
|
strlcpy(board_info.type, "ts2020", I2C_NAME_SIZE);
|
|
|
|
board_info.addr = config->tuner_address;
|
|
|
|
board_info.platform_data = &pdata;
|
|
|
|
client = i2c_new_device(i2c, &board_info);
|
|
|
|
if (!client || !client->dev.driver)
|
2012-12-28 15:40:33 -07:00
|
|
|
return NULL;
|
2012-12-23 15:25:27 -07:00
|
|
|
|
|
|
|
return fe;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(ts2020_attach);
|
|
|
|
|
2015-03-27 15:14:25 -06:00
|
|
|
/*
|
|
|
|
* We implement own regmap locking due to legacy DVB attach which uses frontend
|
|
|
|
* gate control callback to control I2C bus access. We can open / close gate and
|
|
|
|
* serialize whole open / I2C-operation / close sequence at the same.
|
|
|
|
*/
|
|
|
|
static void ts2020_regmap_lock(void *__dev)
|
|
|
|
{
|
|
|
|
struct ts2020_priv *dev = __dev;
|
|
|
|
|
|
|
|
mutex_lock(&dev->regmap_mutex);
|
|
|
|
if (dev->fe->ops.i2c_gate_ctrl)
|
|
|
|
dev->fe->ops.i2c_gate_ctrl(dev->fe, 1);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void ts2020_regmap_unlock(void *__dev)
|
|
|
|
{
|
|
|
|
struct ts2020_priv *dev = __dev;
|
|
|
|
|
|
|
|
if (dev->fe->ops.i2c_gate_ctrl)
|
|
|
|
dev->fe->ops.i2c_gate_ctrl(dev->fe, 0);
|
|
|
|
mutex_unlock(&dev->regmap_mutex);
|
|
|
|
}
|
|
|
|
|
2015-03-23 15:26:55 -06:00
|
|
|
static int ts2020_probe(struct i2c_client *client,
|
|
|
|
const struct i2c_device_id *id)
|
|
|
|
{
|
|
|
|
struct ts2020_config *pdata = client->dev.platform_data;
|
|
|
|
struct dvb_frontend *fe = pdata->fe;
|
|
|
|
struct ts2020_priv *dev;
|
|
|
|
int ret;
|
|
|
|
u8 u8tmp;
|
|
|
|
unsigned int utmp;
|
|
|
|
char *chip_str;
|
|
|
|
|
|
|
|
dev = kzalloc(sizeof(*dev), GFP_KERNEL);
|
|
|
|
if (!dev) {
|
|
|
|
ret = -ENOMEM;
|
|
|
|
goto err;
|
|
|
|
}
|
|
|
|
|
2015-03-27 15:14:25 -06:00
|
|
|
/* create regmap */
|
|
|
|
mutex_init(&dev->regmap_mutex);
|
|
|
|
dev->regmap_config.reg_bits = 8,
|
|
|
|
dev->regmap_config.val_bits = 8,
|
|
|
|
dev->regmap_config.lock = ts2020_regmap_lock,
|
|
|
|
dev->regmap_config.unlock = ts2020_regmap_unlock,
|
|
|
|
dev->regmap_config.lock_arg = dev,
|
|
|
|
dev->regmap = regmap_init_i2c(client, &dev->regmap_config);
|
|
|
|
if (IS_ERR(dev->regmap)) {
|
|
|
|
ret = PTR_ERR(dev->regmap);
|
|
|
|
goto err_kfree;
|
|
|
|
}
|
|
|
|
|
2015-03-23 15:26:55 -06:00
|
|
|
dev->i2c = client->adapter;
|
|
|
|
dev->i2c_address = client->addr;
|
|
|
|
dev->clk_out = pdata->clk_out;
|
|
|
|
dev->clk_out_div = pdata->clk_out_div;
|
|
|
|
dev->frequency_div = pdata->frequency_div;
|
|
|
|
dev->fe = fe;
|
2015-05-26 09:04:00 -06:00
|
|
|
dev->get_agc_pwm = pdata->get_agc_pwm;
|
2015-03-23 15:26:55 -06:00
|
|
|
fe->tuner_priv = dev;
|
2015-03-26 17:20:42 -06:00
|
|
|
dev->client = client;
|
2015-03-23 15:26:55 -06:00
|
|
|
|
|
|
|
/* check if the tuner is there */
|
2015-03-27 15:14:25 -06:00
|
|
|
ret = regmap_read(dev->regmap, 0x00, &utmp);
|
|
|
|
if (ret)
|
|
|
|
goto err_regmap_exit;
|
2015-03-23 15:26:55 -06:00
|
|
|
|
|
|
|
if ((utmp & 0x03) == 0x00) {
|
2015-03-27 15:14:25 -06:00
|
|
|
ret = regmap_write(dev->regmap, 0x00, 0x01);
|
2015-03-23 15:26:55 -06:00
|
|
|
if (ret)
|
2015-03-27 15:14:25 -06:00
|
|
|
goto err_regmap_exit;
|
2015-03-23 15:26:55 -06:00
|
|
|
|
|
|
|
usleep_range(2000, 50000);
|
|
|
|
}
|
|
|
|
|
2015-03-27 15:14:25 -06:00
|
|
|
ret = regmap_write(dev->regmap, 0x00, 0x03);
|
2015-03-23 15:26:55 -06:00
|
|
|
if (ret)
|
2015-03-27 15:14:25 -06:00
|
|
|
goto err_regmap_exit;
|
2015-03-23 15:26:55 -06:00
|
|
|
|
|
|
|
usleep_range(2000, 50000);
|
|
|
|
|
2015-03-27 15:14:25 -06:00
|
|
|
ret = regmap_read(dev->regmap, 0x00, &utmp);
|
|
|
|
if (ret)
|
|
|
|
goto err_regmap_exit;
|
2015-03-23 15:26:55 -06:00
|
|
|
|
|
|
|
dev_dbg(&client->dev, "chip_id=%02x\n", utmp);
|
|
|
|
|
|
|
|
switch (utmp) {
|
|
|
|
case 0x01:
|
|
|
|
case 0x41:
|
|
|
|
case 0x81:
|
|
|
|
dev->tuner = TS2020_M88TS2020;
|
|
|
|
chip_str = "TS2020";
|
|
|
|
if (!dev->frequency_div)
|
|
|
|
dev->frequency_div = 1060000;
|
|
|
|
break;
|
|
|
|
case 0xc3:
|
|
|
|
case 0x83:
|
|
|
|
dev->tuner = TS2020_M88TS2022;
|
|
|
|
chip_str = "TS2022";
|
|
|
|
if (!dev->frequency_div)
|
|
|
|
dev->frequency_div = 1103000;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
ret = -ENODEV;
|
2015-03-27 15:14:25 -06:00
|
|
|
goto err_regmap_exit;
|
2015-03-23 15:26:55 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
if (dev->tuner == TS2020_M88TS2022) {
|
|
|
|
switch (dev->clk_out) {
|
|
|
|
case TS2020_CLK_OUT_DISABLED:
|
|
|
|
u8tmp = 0x60;
|
|
|
|
break;
|
|
|
|
case TS2020_CLK_OUT_ENABLED:
|
|
|
|
u8tmp = 0x70;
|
2015-03-27 15:14:25 -06:00
|
|
|
ret = regmap_write(dev->regmap, 0x05, dev->clk_out_div);
|
2015-03-23 15:26:55 -06:00
|
|
|
if (ret)
|
2015-03-27 15:14:25 -06:00
|
|
|
goto err_regmap_exit;
|
2015-03-23 15:26:55 -06:00
|
|
|
break;
|
|
|
|
case TS2020_CLK_OUT_ENABLED_XTALOUT:
|
|
|
|
u8tmp = 0x6c;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
ret = -EINVAL;
|
2015-03-27 15:14:25 -06:00
|
|
|
goto err_regmap_exit;
|
2015-03-23 15:26:55 -06:00
|
|
|
}
|
|
|
|
|
2015-03-27 15:14:25 -06:00
|
|
|
ret = regmap_write(dev->regmap, 0x42, u8tmp);
|
2015-03-23 15:26:55 -06:00
|
|
|
if (ret)
|
2015-03-27 15:14:25 -06:00
|
|
|
goto err_regmap_exit;
|
2015-03-23 15:26:55 -06:00
|
|
|
|
|
|
|
if (dev->loop_through)
|
|
|
|
u8tmp = 0xec;
|
|
|
|
else
|
|
|
|
u8tmp = 0x6c;
|
|
|
|
|
2015-03-27 15:14:25 -06:00
|
|
|
ret = regmap_write(dev->regmap, 0x62, u8tmp);
|
2015-03-23 15:26:55 -06:00
|
|
|
if (ret)
|
2015-03-27 15:14:25 -06:00
|
|
|
goto err_regmap_exit;
|
2015-03-23 15:26:55 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
/* sleep */
|
2015-03-27 15:14:25 -06:00
|
|
|
ret = regmap_write(dev->regmap, 0x00, 0x00);
|
2015-03-23 15:26:55 -06:00
|
|
|
if (ret)
|
2015-03-27 15:14:25 -06:00
|
|
|
goto err_regmap_exit;
|
2015-03-23 15:26:55 -06:00
|
|
|
|
|
|
|
dev_info(&client->dev,
|
|
|
|
"Montage Technology %s successfully identified\n", chip_str);
|
|
|
|
|
|
|
|
memcpy(&fe->ops.tuner_ops, &ts2020_tuner_ops,
|
|
|
|
sizeof(struct dvb_tuner_ops));
|
2015-03-26 17:20:42 -06:00
|
|
|
if (!pdata->attach_in_use)
|
|
|
|
fe->ops.tuner_ops.release = NULL;
|
2015-03-23 15:26:55 -06:00
|
|
|
|
|
|
|
i2c_set_clientdata(client, dev);
|
|
|
|
return 0;
|
2015-03-27 15:14:25 -06:00
|
|
|
err_regmap_exit:
|
|
|
|
regmap_exit(dev->regmap);
|
|
|
|
err_kfree:
|
|
|
|
kfree(dev);
|
2015-03-23 15:26:55 -06:00
|
|
|
err:
|
|
|
|
dev_dbg(&client->dev, "failed=%d\n", ret);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int ts2020_remove(struct i2c_client *client)
|
|
|
|
{
|
|
|
|
struct ts2020_priv *dev = i2c_get_clientdata(client);
|
|
|
|
|
|
|
|
dev_dbg(&client->dev, "\n");
|
|
|
|
|
2015-03-27 15:14:25 -06:00
|
|
|
regmap_exit(dev->regmap);
|
2015-03-23 15:26:55 -06:00
|
|
|
kfree(dev);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct i2c_device_id ts2020_id_table[] = {
|
|
|
|
{"ts2020", 0},
|
|
|
|
{"ts2022", 0},
|
|
|
|
{}
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(i2c, ts2020_id_table);
|
|
|
|
|
|
|
|
static struct i2c_driver ts2020_driver = {
|
|
|
|
.driver = {
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.name = "ts2020",
|
|
|
|
},
|
|
|
|
.probe = ts2020_probe,
|
|
|
|
.remove = ts2020_remove,
|
|
|
|
.id_table = ts2020_id_table,
|
|
|
|
};
|
|
|
|
|
|
|
|
module_i2c_driver(ts2020_driver);
|
|
|
|
|
2012-12-23 15:25:27 -07:00
|
|
|
MODULE_AUTHOR("Konstantin Dimitrov <kosio.dimitrov@gmail.com>");
|
|
|
|
MODULE_DESCRIPTION("Montage Technology TS2020 - Silicon tuner driver module");
|
|
|
|
MODULE_LICENSE("GPL");
|