2010-03-11 14:19:14 -07:00
|
|
|
/*
|
|
|
|
* Copyright 2008 Advanced Micro Devices, Inc.
|
|
|
|
* Copyright 2008 Red Hat Inc.
|
|
|
|
* Copyright 2009 Jerome Glisse.
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
*
|
|
|
|
* Authors: Dave Airlie
|
|
|
|
* Alex Deucher
|
|
|
|
* Jerome Glisse
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/console.h>
|
|
|
|
#include <drm/drmP.h>
|
|
|
|
#include <drm/drm_crtc_helper.h>
|
|
|
|
#include <drm/radeon_drm.h>
|
|
|
|
#include <linux/vgaarb.h>
|
|
|
|
#include <linux/vga_switcheroo.h>
|
|
|
|
#include "radeon_reg.h"
|
|
|
|
#include "radeon.h"
|
|
|
|
#include "radeon_asic.h"
|
|
|
|
#include "atom.h"
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Registers accessors functions.
|
|
|
|
*/
|
2012-07-17 12:02:36 -06:00
|
|
|
/**
|
|
|
|
* radeon_invalid_rreg - dummy reg read function
|
|
|
|
*
|
|
|
|
* @rdev: radeon device pointer
|
|
|
|
* @reg: offset of register
|
|
|
|
*
|
|
|
|
* Dummy register read function. Used for register blocks
|
|
|
|
* that certain asics don't have (all asics).
|
|
|
|
* Returns the value in the register.
|
|
|
|
*/
|
2010-03-11 14:19:14 -07:00
|
|
|
static uint32_t radeon_invalid_rreg(struct radeon_device *rdev, uint32_t reg)
|
|
|
|
{
|
|
|
|
DRM_ERROR("Invalid callback to read register 0x%04X\n", reg);
|
|
|
|
BUG_ON(1);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2012-07-17 12:02:36 -06:00
|
|
|
/**
|
|
|
|
* radeon_invalid_wreg - dummy reg write function
|
|
|
|
*
|
|
|
|
* @rdev: radeon device pointer
|
|
|
|
* @reg: offset of register
|
|
|
|
* @v: value to write to the register
|
|
|
|
*
|
|
|
|
* Dummy register read function. Used for register blocks
|
|
|
|
* that certain asics don't have (all asics).
|
|
|
|
*/
|
2010-03-11 14:19:14 -07:00
|
|
|
static void radeon_invalid_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
|
|
|
|
{
|
|
|
|
DRM_ERROR("Invalid callback to write register 0x%04X with 0x%08X\n",
|
|
|
|
reg, v);
|
|
|
|
BUG_ON(1);
|
|
|
|
}
|
|
|
|
|
2012-07-17 12:02:36 -06:00
|
|
|
/**
|
|
|
|
* radeon_register_accessor_init - sets up the register accessor callbacks
|
|
|
|
*
|
|
|
|
* @rdev: radeon device pointer
|
|
|
|
*
|
|
|
|
* Sets up the register accessor callbacks for various register
|
|
|
|
* apertures. Not all asics have all apertures (all asics).
|
|
|
|
*/
|
2010-03-11 14:19:14 -07:00
|
|
|
static void radeon_register_accessor_init(struct radeon_device *rdev)
|
|
|
|
{
|
|
|
|
rdev->mc_rreg = &radeon_invalid_rreg;
|
|
|
|
rdev->mc_wreg = &radeon_invalid_wreg;
|
|
|
|
rdev->pll_rreg = &radeon_invalid_rreg;
|
|
|
|
rdev->pll_wreg = &radeon_invalid_wreg;
|
|
|
|
rdev->pciep_rreg = &radeon_invalid_rreg;
|
|
|
|
rdev->pciep_wreg = &radeon_invalid_wreg;
|
|
|
|
|
|
|
|
/* Don't change order as we are overridding accessor. */
|
|
|
|
if (rdev->family < CHIP_RV515) {
|
|
|
|
rdev->pcie_reg_mask = 0xff;
|
|
|
|
} else {
|
|
|
|
rdev->pcie_reg_mask = 0x7ff;
|
|
|
|
}
|
|
|
|
/* FIXME: not sure here */
|
|
|
|
if (rdev->family <= CHIP_R580) {
|
|
|
|
rdev->pll_rreg = &r100_pll_rreg;
|
|
|
|
rdev->pll_wreg = &r100_pll_wreg;
|
|
|
|
}
|
|
|
|
if (rdev->family >= CHIP_R420) {
|
|
|
|
rdev->mc_rreg = &r420_mc_rreg;
|
|
|
|
rdev->mc_wreg = &r420_mc_wreg;
|
|
|
|
}
|
|
|
|
if (rdev->family >= CHIP_RV515) {
|
|
|
|
rdev->mc_rreg = &rv515_mc_rreg;
|
|
|
|
rdev->mc_wreg = &rv515_mc_wreg;
|
|
|
|
}
|
|
|
|
if (rdev->family == CHIP_RS400 || rdev->family == CHIP_RS480) {
|
|
|
|
rdev->mc_rreg = &rs400_mc_rreg;
|
|
|
|
rdev->mc_wreg = &rs400_mc_wreg;
|
|
|
|
}
|
|
|
|
if (rdev->family == CHIP_RS690 || rdev->family == CHIP_RS740) {
|
|
|
|
rdev->mc_rreg = &rs690_mc_rreg;
|
|
|
|
rdev->mc_wreg = &rs690_mc_wreg;
|
|
|
|
}
|
|
|
|
if (rdev->family == CHIP_RS600) {
|
|
|
|
rdev->mc_rreg = &rs600_mc_rreg;
|
|
|
|
rdev->mc_wreg = &rs600_mc_wreg;
|
|
|
|
}
|
2011-04-12 11:40:18 -06:00
|
|
|
if (rdev->family >= CHIP_R600) {
|
2010-03-11 14:19:14 -07:00
|
|
|
rdev->pciep_rreg = &r600_pciep_rreg;
|
|
|
|
rdev->pciep_wreg = &r600_pciep_wreg;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
/* helper to disable agp */
|
2012-07-17 12:02:36 -06:00
|
|
|
/**
|
|
|
|
* radeon_agp_disable - AGP disable helper function
|
|
|
|
*
|
|
|
|
* @rdev: radeon device pointer
|
|
|
|
*
|
|
|
|
* Removes AGP flags and changes the gart callbacks on AGP
|
|
|
|
* cards when using the internal gart rather than AGP (all asics).
|
|
|
|
*/
|
2010-03-11 14:19:14 -07:00
|
|
|
void radeon_agp_disable(struct radeon_device *rdev)
|
|
|
|
{
|
|
|
|
rdev->flags &= ~RADEON_IS_AGP;
|
|
|
|
if (rdev->family >= CHIP_R600) {
|
|
|
|
DRM_INFO("Forcing AGP to PCIE mode\n");
|
|
|
|
rdev->flags |= RADEON_IS_PCIE;
|
|
|
|
} else if (rdev->family >= CHIP_RV515 ||
|
|
|
|
rdev->family == CHIP_RV380 ||
|
|
|
|
rdev->family == CHIP_RV410 ||
|
|
|
|
rdev->family == CHIP_R423) {
|
|
|
|
DRM_INFO("Forcing AGP to PCIE mode\n");
|
|
|
|
rdev->flags |= RADEON_IS_PCIE;
|
2012-02-23 15:53:46 -07:00
|
|
|
rdev->asic->gart.tlb_flush = &rv370_pcie_gart_tlb_flush;
|
|
|
|
rdev->asic->gart.set_page = &rv370_pcie_gart_set_page;
|
2010-03-11 14:19:14 -07:00
|
|
|
} else {
|
|
|
|
DRM_INFO("Forcing AGP to PCI mode\n");
|
|
|
|
rdev->flags |= RADEON_IS_PCI;
|
2012-02-23 15:53:46 -07:00
|
|
|
rdev->asic->gart.tlb_flush = &r100_pci_gart_tlb_flush;
|
|
|
|
rdev->asic->gart.set_page = &r100_pci_gart_set_page;
|
2010-03-11 14:19:14 -07:00
|
|
|
}
|
|
|
|
rdev->mc.gtt_size = radeon_gart_size * 1024 * 1024;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* ASIC
|
|
|
|
*/
|
2010-03-11 14:19:15 -07:00
|
|
|
static struct radeon_asic r100_asic = {
|
|
|
|
.init = &r100_init,
|
|
|
|
.fini = &r100_fini,
|
|
|
|
.suspend = &r100_suspend,
|
|
|
|
.resume = &r100_resume,
|
|
|
|
.vga_set_state = &r100_vga_set_state,
|
2010-03-09 07:45:11 -07:00
|
|
|
.asic_reset = &r100_asic_reset,
|
2012-02-23 16:10:29 -07:00
|
|
|
.ioctl_wait_idle = NULL,
|
|
|
|
.gui_idle = &r100_gui_idle,
|
|
|
|
.mc_wait_for_idle = &r100_mc_wait_for_idle,
|
2012-02-23 15:53:46 -07:00
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &r100_pci_gart_tlb_flush,
|
|
|
|
.set_page = &r100_pci_gart_set_page,
|
|
|
|
},
|
2011-10-19 11:02:21 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
|
.emit_fence = &r100_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &r100_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_start = &r100_ring_start,
|
|
|
|
.ring_test = &r100_ring_test,
|
|
|
|
.ib_test = &r100_ib_test,
|
2012-05-02 07:11:09 -06:00
|
|
|
.is_lockup = &r100_gpu_is_lockup,
|
2011-10-19 11:02:21 -06:00
|
|
|
}
|
|
|
|
},
|
2012-02-23 15:53:43 -07:00
|
|
|
.irq = {
|
|
|
|
.set = &r100_irq_set,
|
|
|
|
.process = &r100_irq_process,
|
|
|
|
},
|
2012-02-23 15:53:47 -07:00
|
|
|
.display = {
|
|
|
|
.bandwidth_update = &r100_bandwidth_update,
|
|
|
|
.get_vblank_counter = &r100_get_vblank_counter,
|
|
|
|
.wait_for_vblank = &r100_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &radeon_legacy_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &radeon_legacy_get_backlight_level,
|
2012-02-23 15:53:47 -07:00
|
|
|
},
|
2012-02-23 15:53:42 -07:00
|
|
|
.copy = {
|
|
|
|
.blit = &r100_copy_blit,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.dma = NULL,
|
|
|
|
.dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.copy = &r100_copy_blit,
|
|
|
|
.copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
},
|
2012-02-23 15:53:49 -07:00
|
|
|
.surface = {
|
|
|
|
.set_reg = r100_set_surface_reg,
|
|
|
|
.clear_reg = r100_clear_surface_reg,
|
|
|
|
},
|
2012-02-23 15:53:39 -07:00
|
|
|
.hpd = {
|
|
|
|
.init = &r100_hpd_init,
|
|
|
|
.fini = &r100_hpd_fini,
|
|
|
|
.sense = &r100_hpd_sense,
|
|
|
|
.set_polarity = &r100_hpd_set_polarity,
|
|
|
|
},
|
2012-02-23 15:53:41 -07:00
|
|
|
.pm = {
|
|
|
|
.misc = &r100_pm_misc,
|
|
|
|
.prepare = &r100_pm_prepare,
|
|
|
|
.finish = &r100_pm_finish,
|
|
|
|
.init_profile = &r100_pm_init_profile,
|
|
|
|
.get_dynpm_state = &r100_pm_get_dynpm_state,
|
2012-02-23 15:53:48 -07:00
|
|
|
.get_engine_clock = &radeon_legacy_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_legacy_set_engine_clock,
|
|
|
|
.get_memory_clock = &radeon_legacy_get_memory_clock,
|
|
|
|
.set_memory_clock = NULL,
|
|
|
|
.get_pcie_lanes = NULL,
|
|
|
|
.set_pcie_lanes = NULL,
|
|
|
|
.set_clock_gating = &radeon_legacy_set_clock_gating,
|
2012-02-23 15:53:41 -07:00
|
|
|
},
|
2012-02-23 15:53:40 -07:00
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &r100_pre_page_flip,
|
|
|
|
.page_flip = &r100_page_flip,
|
|
|
|
.post_page_flip = &r100_post_page_flip,
|
|
|
|
},
|
2010-03-11 14:19:15 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct radeon_asic r200_asic = {
|
|
|
|
.init = &r100_init,
|
|
|
|
.fini = &r100_fini,
|
|
|
|
.suspend = &r100_suspend,
|
|
|
|
.resume = &r100_resume,
|
|
|
|
.vga_set_state = &r100_vga_set_state,
|
2010-03-09 07:45:11 -07:00
|
|
|
.asic_reset = &r100_asic_reset,
|
2012-02-23 16:10:29 -07:00
|
|
|
.ioctl_wait_idle = NULL,
|
|
|
|
.gui_idle = &r100_gui_idle,
|
|
|
|
.mc_wait_for_idle = &r100_mc_wait_for_idle,
|
2012-02-23 15:53:46 -07:00
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &r100_pci_gart_tlb_flush,
|
|
|
|
.set_page = &r100_pci_gart_set_page,
|
|
|
|
},
|
2011-10-19 11:02:21 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
|
.emit_fence = &r100_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &r100_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_start = &r100_ring_start,
|
|
|
|
.ring_test = &r100_ring_test,
|
|
|
|
.ib_test = &r100_ib_test,
|
2012-05-02 07:11:09 -06:00
|
|
|
.is_lockup = &r100_gpu_is_lockup,
|
2011-10-19 11:02:21 -06:00
|
|
|
}
|
|
|
|
},
|
2012-02-23 15:53:43 -07:00
|
|
|
.irq = {
|
|
|
|
.set = &r100_irq_set,
|
|
|
|
.process = &r100_irq_process,
|
|
|
|
},
|
2012-02-23 15:53:47 -07:00
|
|
|
.display = {
|
|
|
|
.bandwidth_update = &r100_bandwidth_update,
|
|
|
|
.get_vblank_counter = &r100_get_vblank_counter,
|
|
|
|
.wait_for_vblank = &r100_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &radeon_legacy_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &radeon_legacy_get_backlight_level,
|
2012-02-23 15:53:47 -07:00
|
|
|
},
|
2012-02-23 15:53:42 -07:00
|
|
|
.copy = {
|
|
|
|
.blit = &r100_copy_blit,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.dma = &r200_copy_dma,
|
|
|
|
.dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.copy = &r100_copy_blit,
|
|
|
|
.copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
},
|
2012-02-23 15:53:49 -07:00
|
|
|
.surface = {
|
|
|
|
.set_reg = r100_set_surface_reg,
|
|
|
|
.clear_reg = r100_clear_surface_reg,
|
|
|
|
},
|
2012-02-23 15:53:39 -07:00
|
|
|
.hpd = {
|
|
|
|
.init = &r100_hpd_init,
|
|
|
|
.fini = &r100_hpd_fini,
|
|
|
|
.sense = &r100_hpd_sense,
|
|
|
|
.set_polarity = &r100_hpd_set_polarity,
|
|
|
|
},
|
2012-02-23 15:53:41 -07:00
|
|
|
.pm = {
|
|
|
|
.misc = &r100_pm_misc,
|
|
|
|
.prepare = &r100_pm_prepare,
|
|
|
|
.finish = &r100_pm_finish,
|
|
|
|
.init_profile = &r100_pm_init_profile,
|
|
|
|
.get_dynpm_state = &r100_pm_get_dynpm_state,
|
2012-02-23 15:53:48 -07:00
|
|
|
.get_engine_clock = &radeon_legacy_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_legacy_set_engine_clock,
|
|
|
|
.get_memory_clock = &radeon_legacy_get_memory_clock,
|
|
|
|
.set_memory_clock = NULL,
|
|
|
|
.get_pcie_lanes = NULL,
|
|
|
|
.set_pcie_lanes = NULL,
|
|
|
|
.set_clock_gating = &radeon_legacy_set_clock_gating,
|
2012-02-23 15:53:41 -07:00
|
|
|
},
|
2012-02-23 15:53:40 -07:00
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &r100_pre_page_flip,
|
|
|
|
.page_flip = &r100_page_flip,
|
|
|
|
.post_page_flip = &r100_post_page_flip,
|
|
|
|
},
|
2010-03-11 14:19:15 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct radeon_asic r300_asic = {
|
|
|
|
.init = &r300_init,
|
|
|
|
.fini = &r300_fini,
|
|
|
|
.suspend = &r300_suspend,
|
|
|
|
.resume = &r300_resume,
|
|
|
|
.vga_set_state = &r100_vga_set_state,
|
2010-03-09 07:45:11 -07:00
|
|
|
.asic_reset = &r300_asic_reset,
|
2012-02-23 16:10:29 -07:00
|
|
|
.ioctl_wait_idle = NULL,
|
|
|
|
.gui_idle = &r100_gui_idle,
|
|
|
|
.mc_wait_for_idle = &r300_mc_wait_for_idle,
|
2012-02-23 15:53:46 -07:00
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &r100_pci_gart_tlb_flush,
|
|
|
|
.set_page = &r100_pci_gart_set_page,
|
|
|
|
},
|
2011-10-19 11:02:21 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
|
.emit_fence = &r300_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &r300_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_start = &r300_ring_start,
|
|
|
|
.ring_test = &r100_ring_test,
|
|
|
|
.ib_test = &r100_ib_test,
|
2012-05-02 07:11:24 -06:00
|
|
|
.is_lockup = &r100_gpu_is_lockup,
|
2011-10-19 11:02:21 -06:00
|
|
|
}
|
|
|
|
},
|
2012-02-23 15:53:43 -07:00
|
|
|
.irq = {
|
|
|
|
.set = &r100_irq_set,
|
|
|
|
.process = &r100_irq_process,
|
|
|
|
},
|
2012-02-23 15:53:47 -07:00
|
|
|
.display = {
|
|
|
|
.bandwidth_update = &r100_bandwidth_update,
|
|
|
|
.get_vblank_counter = &r100_get_vblank_counter,
|
|
|
|
.wait_for_vblank = &r100_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &radeon_legacy_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &radeon_legacy_get_backlight_level,
|
2012-02-23 15:53:47 -07:00
|
|
|
},
|
2012-02-23 15:53:42 -07:00
|
|
|
.copy = {
|
|
|
|
.blit = &r100_copy_blit,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.dma = &r200_copy_dma,
|
|
|
|
.dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.copy = &r100_copy_blit,
|
|
|
|
.copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
},
|
2012-02-23 15:53:49 -07:00
|
|
|
.surface = {
|
|
|
|
.set_reg = r100_set_surface_reg,
|
|
|
|
.clear_reg = r100_clear_surface_reg,
|
|
|
|
},
|
2012-02-23 15:53:39 -07:00
|
|
|
.hpd = {
|
|
|
|
.init = &r100_hpd_init,
|
|
|
|
.fini = &r100_hpd_fini,
|
|
|
|
.sense = &r100_hpd_sense,
|
|
|
|
.set_polarity = &r100_hpd_set_polarity,
|
|
|
|
},
|
2012-02-23 15:53:41 -07:00
|
|
|
.pm = {
|
|
|
|
.misc = &r100_pm_misc,
|
|
|
|
.prepare = &r100_pm_prepare,
|
|
|
|
.finish = &r100_pm_finish,
|
|
|
|
.init_profile = &r100_pm_init_profile,
|
|
|
|
.get_dynpm_state = &r100_pm_get_dynpm_state,
|
2012-02-23 15:53:48 -07:00
|
|
|
.get_engine_clock = &radeon_legacy_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_legacy_set_engine_clock,
|
|
|
|
.get_memory_clock = &radeon_legacy_get_memory_clock,
|
|
|
|
.set_memory_clock = NULL,
|
|
|
|
.get_pcie_lanes = &rv370_get_pcie_lanes,
|
|
|
|
.set_pcie_lanes = &rv370_set_pcie_lanes,
|
|
|
|
.set_clock_gating = &radeon_legacy_set_clock_gating,
|
2012-02-23 15:53:41 -07:00
|
|
|
},
|
2012-02-23 15:53:40 -07:00
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &r100_pre_page_flip,
|
|
|
|
.page_flip = &r100_page_flip,
|
|
|
|
.post_page_flip = &r100_post_page_flip,
|
|
|
|
},
|
2010-03-11 14:19:15 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct radeon_asic r300_asic_pcie = {
|
|
|
|
.init = &r300_init,
|
|
|
|
.fini = &r300_fini,
|
|
|
|
.suspend = &r300_suspend,
|
|
|
|
.resume = &r300_resume,
|
|
|
|
.vga_set_state = &r100_vga_set_state,
|
2010-03-09 07:45:11 -07:00
|
|
|
.asic_reset = &r300_asic_reset,
|
2012-02-23 16:10:29 -07:00
|
|
|
.ioctl_wait_idle = NULL,
|
|
|
|
.gui_idle = &r100_gui_idle,
|
|
|
|
.mc_wait_for_idle = &r300_mc_wait_for_idle,
|
2012-02-23 15:53:46 -07:00
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &rv370_pcie_gart_tlb_flush,
|
|
|
|
.set_page = &rv370_pcie_gart_set_page,
|
|
|
|
},
|
2011-10-19 11:02:21 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
|
.emit_fence = &r300_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &r300_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_start = &r300_ring_start,
|
|
|
|
.ring_test = &r100_ring_test,
|
|
|
|
.ib_test = &r100_ib_test,
|
2012-05-02 07:11:24 -06:00
|
|
|
.is_lockup = &r100_gpu_is_lockup,
|
2011-10-19 11:02:21 -06:00
|
|
|
}
|
|
|
|
},
|
2012-02-23 15:53:43 -07:00
|
|
|
.irq = {
|
|
|
|
.set = &r100_irq_set,
|
|
|
|
.process = &r100_irq_process,
|
|
|
|
},
|
2012-02-23 15:53:47 -07:00
|
|
|
.display = {
|
|
|
|
.bandwidth_update = &r100_bandwidth_update,
|
|
|
|
.get_vblank_counter = &r100_get_vblank_counter,
|
|
|
|
.wait_for_vblank = &r100_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &radeon_legacy_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &radeon_legacy_get_backlight_level,
|
2012-02-23 15:53:47 -07:00
|
|
|
},
|
2012-02-23 15:53:42 -07:00
|
|
|
.copy = {
|
|
|
|
.blit = &r100_copy_blit,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.dma = &r200_copy_dma,
|
|
|
|
.dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.copy = &r100_copy_blit,
|
|
|
|
.copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
},
|
2012-02-23 15:53:49 -07:00
|
|
|
.surface = {
|
|
|
|
.set_reg = r100_set_surface_reg,
|
|
|
|
.clear_reg = r100_clear_surface_reg,
|
|
|
|
},
|
2012-02-23 15:53:39 -07:00
|
|
|
.hpd = {
|
|
|
|
.init = &r100_hpd_init,
|
|
|
|
.fini = &r100_hpd_fini,
|
|
|
|
.sense = &r100_hpd_sense,
|
|
|
|
.set_polarity = &r100_hpd_set_polarity,
|
|
|
|
},
|
2012-02-23 15:53:41 -07:00
|
|
|
.pm = {
|
|
|
|
.misc = &r100_pm_misc,
|
|
|
|
.prepare = &r100_pm_prepare,
|
|
|
|
.finish = &r100_pm_finish,
|
|
|
|
.init_profile = &r100_pm_init_profile,
|
|
|
|
.get_dynpm_state = &r100_pm_get_dynpm_state,
|
2012-02-23 15:53:48 -07:00
|
|
|
.get_engine_clock = &radeon_legacy_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_legacy_set_engine_clock,
|
|
|
|
.get_memory_clock = &radeon_legacy_get_memory_clock,
|
|
|
|
.set_memory_clock = NULL,
|
|
|
|
.get_pcie_lanes = &rv370_get_pcie_lanes,
|
|
|
|
.set_pcie_lanes = &rv370_set_pcie_lanes,
|
|
|
|
.set_clock_gating = &radeon_legacy_set_clock_gating,
|
2012-02-23 15:53:41 -07:00
|
|
|
},
|
2012-02-23 15:53:40 -07:00
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &r100_pre_page_flip,
|
|
|
|
.page_flip = &r100_page_flip,
|
|
|
|
.post_page_flip = &r100_post_page_flip,
|
|
|
|
},
|
2010-03-11 14:19:15 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct radeon_asic r420_asic = {
|
|
|
|
.init = &r420_init,
|
|
|
|
.fini = &r420_fini,
|
|
|
|
.suspend = &r420_suspend,
|
|
|
|
.resume = &r420_resume,
|
|
|
|
.vga_set_state = &r100_vga_set_state,
|
2010-03-09 07:45:11 -07:00
|
|
|
.asic_reset = &r300_asic_reset,
|
2012-02-23 16:10:29 -07:00
|
|
|
.ioctl_wait_idle = NULL,
|
|
|
|
.gui_idle = &r100_gui_idle,
|
|
|
|
.mc_wait_for_idle = &r300_mc_wait_for_idle,
|
2012-02-23 15:53:46 -07:00
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &rv370_pcie_gart_tlb_flush,
|
|
|
|
.set_page = &rv370_pcie_gart_set_page,
|
|
|
|
},
|
2011-10-19 11:02:21 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
|
.emit_fence = &r300_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &r300_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_start = &r300_ring_start,
|
|
|
|
.ring_test = &r100_ring_test,
|
|
|
|
.ib_test = &r100_ib_test,
|
2012-05-02 07:11:24 -06:00
|
|
|
.is_lockup = &r100_gpu_is_lockup,
|
2011-10-19 11:02:21 -06:00
|
|
|
}
|
|
|
|
},
|
2012-02-23 15:53:43 -07:00
|
|
|
.irq = {
|
|
|
|
.set = &r100_irq_set,
|
|
|
|
.process = &r100_irq_process,
|
|
|
|
},
|
2012-02-23 15:53:47 -07:00
|
|
|
.display = {
|
|
|
|
.bandwidth_update = &r100_bandwidth_update,
|
|
|
|
.get_vblank_counter = &r100_get_vblank_counter,
|
|
|
|
.wait_for_vblank = &r100_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &atombios_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &atombios_get_backlight_level,
|
2012-02-23 15:53:47 -07:00
|
|
|
},
|
2012-02-23 15:53:42 -07:00
|
|
|
.copy = {
|
|
|
|
.blit = &r100_copy_blit,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.dma = &r200_copy_dma,
|
|
|
|
.dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.copy = &r100_copy_blit,
|
|
|
|
.copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
},
|
2012-02-23 15:53:49 -07:00
|
|
|
.surface = {
|
|
|
|
.set_reg = r100_set_surface_reg,
|
|
|
|
.clear_reg = r100_clear_surface_reg,
|
|
|
|
},
|
2012-02-23 15:53:39 -07:00
|
|
|
.hpd = {
|
|
|
|
.init = &r100_hpd_init,
|
|
|
|
.fini = &r100_hpd_fini,
|
|
|
|
.sense = &r100_hpd_sense,
|
|
|
|
.set_polarity = &r100_hpd_set_polarity,
|
|
|
|
},
|
2012-02-23 15:53:41 -07:00
|
|
|
.pm = {
|
|
|
|
.misc = &r100_pm_misc,
|
|
|
|
.prepare = &r100_pm_prepare,
|
|
|
|
.finish = &r100_pm_finish,
|
|
|
|
.init_profile = &r420_pm_init_profile,
|
|
|
|
.get_dynpm_state = &r100_pm_get_dynpm_state,
|
2012-02-23 15:53:48 -07:00
|
|
|
.get_engine_clock = &radeon_atom_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_atom_set_engine_clock,
|
|
|
|
.get_memory_clock = &radeon_atom_get_memory_clock,
|
|
|
|
.set_memory_clock = &radeon_atom_set_memory_clock,
|
|
|
|
.get_pcie_lanes = &rv370_get_pcie_lanes,
|
|
|
|
.set_pcie_lanes = &rv370_set_pcie_lanes,
|
|
|
|
.set_clock_gating = &radeon_atom_set_clock_gating,
|
2012-02-23 15:53:41 -07:00
|
|
|
},
|
2012-02-23 15:53:40 -07:00
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &r100_pre_page_flip,
|
|
|
|
.page_flip = &r100_page_flip,
|
|
|
|
.post_page_flip = &r100_post_page_flip,
|
|
|
|
},
|
2010-03-11 14:19:15 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct radeon_asic rs400_asic = {
|
|
|
|
.init = &rs400_init,
|
|
|
|
.fini = &rs400_fini,
|
|
|
|
.suspend = &rs400_suspend,
|
|
|
|
.resume = &rs400_resume,
|
|
|
|
.vga_set_state = &r100_vga_set_state,
|
2010-03-09 07:45:11 -07:00
|
|
|
.asic_reset = &r300_asic_reset,
|
2012-02-23 16:10:29 -07:00
|
|
|
.ioctl_wait_idle = NULL,
|
|
|
|
.gui_idle = &r100_gui_idle,
|
|
|
|
.mc_wait_for_idle = &rs400_mc_wait_for_idle,
|
2012-02-23 15:53:46 -07:00
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &rs400_gart_tlb_flush,
|
|
|
|
.set_page = &rs400_gart_set_page,
|
|
|
|
},
|
2011-10-19 11:02:21 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
|
.emit_fence = &r300_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &r300_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_start = &r300_ring_start,
|
|
|
|
.ring_test = &r100_ring_test,
|
|
|
|
.ib_test = &r100_ib_test,
|
2012-05-02 07:11:24 -06:00
|
|
|
.is_lockup = &r100_gpu_is_lockup,
|
2011-10-19 11:02:21 -06:00
|
|
|
}
|
|
|
|
},
|
2012-02-23 15:53:43 -07:00
|
|
|
.irq = {
|
|
|
|
.set = &r100_irq_set,
|
|
|
|
.process = &r100_irq_process,
|
|
|
|
},
|
2012-02-23 15:53:47 -07:00
|
|
|
.display = {
|
|
|
|
.bandwidth_update = &r100_bandwidth_update,
|
|
|
|
.get_vblank_counter = &r100_get_vblank_counter,
|
|
|
|
.wait_for_vblank = &r100_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &radeon_legacy_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &radeon_legacy_get_backlight_level,
|
2012-02-23 15:53:47 -07:00
|
|
|
},
|
2012-02-23 15:53:42 -07:00
|
|
|
.copy = {
|
|
|
|
.blit = &r100_copy_blit,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.dma = &r200_copy_dma,
|
|
|
|
.dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.copy = &r100_copy_blit,
|
|
|
|
.copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
},
|
2012-02-23 15:53:49 -07:00
|
|
|
.surface = {
|
|
|
|
.set_reg = r100_set_surface_reg,
|
|
|
|
.clear_reg = r100_clear_surface_reg,
|
|
|
|
},
|
2012-02-23 15:53:39 -07:00
|
|
|
.hpd = {
|
|
|
|
.init = &r100_hpd_init,
|
|
|
|
.fini = &r100_hpd_fini,
|
|
|
|
.sense = &r100_hpd_sense,
|
|
|
|
.set_polarity = &r100_hpd_set_polarity,
|
|
|
|
},
|
2012-02-23 15:53:41 -07:00
|
|
|
.pm = {
|
|
|
|
.misc = &r100_pm_misc,
|
|
|
|
.prepare = &r100_pm_prepare,
|
|
|
|
.finish = &r100_pm_finish,
|
|
|
|
.init_profile = &r100_pm_init_profile,
|
|
|
|
.get_dynpm_state = &r100_pm_get_dynpm_state,
|
2012-02-23 15:53:48 -07:00
|
|
|
.get_engine_clock = &radeon_legacy_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_legacy_set_engine_clock,
|
|
|
|
.get_memory_clock = &radeon_legacy_get_memory_clock,
|
|
|
|
.set_memory_clock = NULL,
|
|
|
|
.get_pcie_lanes = NULL,
|
|
|
|
.set_pcie_lanes = NULL,
|
|
|
|
.set_clock_gating = &radeon_legacy_set_clock_gating,
|
2012-02-23 15:53:41 -07:00
|
|
|
},
|
2012-02-23 15:53:40 -07:00
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &r100_pre_page_flip,
|
|
|
|
.page_flip = &r100_page_flip,
|
|
|
|
.post_page_flip = &r100_post_page_flip,
|
|
|
|
},
|
2010-03-11 14:19:15 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct radeon_asic rs600_asic = {
|
|
|
|
.init = &rs600_init,
|
|
|
|
.fini = &rs600_fini,
|
|
|
|
.suspend = &rs600_suspend,
|
|
|
|
.resume = &rs600_resume,
|
|
|
|
.vga_set_state = &r100_vga_set_state,
|
2010-03-09 07:45:12 -07:00
|
|
|
.asic_reset = &rs600_asic_reset,
|
2012-02-23 16:10:29 -07:00
|
|
|
.ioctl_wait_idle = NULL,
|
|
|
|
.gui_idle = &r100_gui_idle,
|
|
|
|
.mc_wait_for_idle = &rs600_mc_wait_for_idle,
|
2012-02-23 15:53:46 -07:00
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &rs600_gart_tlb_flush,
|
|
|
|
.set_page = &rs600_gart_set_page,
|
|
|
|
},
|
2011-10-19 11:02:21 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
|
.emit_fence = &r300_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &r300_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_start = &r300_ring_start,
|
|
|
|
.ring_test = &r100_ring_test,
|
|
|
|
.ib_test = &r100_ib_test,
|
2012-05-02 07:11:24 -06:00
|
|
|
.is_lockup = &r100_gpu_is_lockup,
|
2011-10-19 11:02:21 -06:00
|
|
|
}
|
|
|
|
},
|
2012-02-23 15:53:43 -07:00
|
|
|
.irq = {
|
|
|
|
.set = &rs600_irq_set,
|
|
|
|
.process = &rs600_irq_process,
|
|
|
|
},
|
2012-02-23 15:53:47 -07:00
|
|
|
.display = {
|
|
|
|
.bandwidth_update = &rs600_bandwidth_update,
|
|
|
|
.get_vblank_counter = &rs600_get_vblank_counter,
|
|
|
|
.wait_for_vblank = &avivo_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &atombios_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &atombios_get_backlight_level,
|
2012-02-23 15:53:47 -07:00
|
|
|
},
|
2012-02-23 15:53:42 -07:00
|
|
|
.copy = {
|
|
|
|
.blit = &r100_copy_blit,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.dma = &r200_copy_dma,
|
|
|
|
.dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.copy = &r100_copy_blit,
|
|
|
|
.copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
},
|
2012-02-23 15:53:49 -07:00
|
|
|
.surface = {
|
|
|
|
.set_reg = r100_set_surface_reg,
|
|
|
|
.clear_reg = r100_clear_surface_reg,
|
|
|
|
},
|
2012-02-23 15:53:39 -07:00
|
|
|
.hpd = {
|
|
|
|
.init = &rs600_hpd_init,
|
|
|
|
.fini = &rs600_hpd_fini,
|
|
|
|
.sense = &rs600_hpd_sense,
|
|
|
|
.set_polarity = &rs600_hpd_set_polarity,
|
|
|
|
},
|
2012-02-23 15:53:41 -07:00
|
|
|
.pm = {
|
|
|
|
.misc = &rs600_pm_misc,
|
|
|
|
.prepare = &rs600_pm_prepare,
|
|
|
|
.finish = &rs600_pm_finish,
|
|
|
|
.init_profile = &r420_pm_init_profile,
|
|
|
|
.get_dynpm_state = &r100_pm_get_dynpm_state,
|
2012-02-23 15:53:48 -07:00
|
|
|
.get_engine_clock = &radeon_atom_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_atom_set_engine_clock,
|
|
|
|
.get_memory_clock = &radeon_atom_get_memory_clock,
|
|
|
|
.set_memory_clock = &radeon_atom_set_memory_clock,
|
|
|
|
.get_pcie_lanes = NULL,
|
|
|
|
.set_pcie_lanes = NULL,
|
|
|
|
.set_clock_gating = &radeon_atom_set_clock_gating,
|
2012-02-23 15:53:41 -07:00
|
|
|
},
|
2012-02-23 15:53:40 -07:00
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &rs600_pre_page_flip,
|
|
|
|
.page_flip = &rs600_page_flip,
|
|
|
|
.post_page_flip = &rs600_post_page_flip,
|
|
|
|
},
|
2010-03-11 14:19:15 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct radeon_asic rs690_asic = {
|
|
|
|
.init = &rs690_init,
|
|
|
|
.fini = &rs690_fini,
|
|
|
|
.suspend = &rs690_suspend,
|
|
|
|
.resume = &rs690_resume,
|
|
|
|
.vga_set_state = &r100_vga_set_state,
|
2010-03-09 07:45:12 -07:00
|
|
|
.asic_reset = &rs600_asic_reset,
|
2012-02-23 16:10:29 -07:00
|
|
|
.ioctl_wait_idle = NULL,
|
|
|
|
.gui_idle = &r100_gui_idle,
|
|
|
|
.mc_wait_for_idle = &rs690_mc_wait_for_idle,
|
2012-02-23 15:53:46 -07:00
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &rs400_gart_tlb_flush,
|
|
|
|
.set_page = &rs400_gart_set_page,
|
|
|
|
},
|
2011-10-19 11:02:21 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
|
.emit_fence = &r300_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &r300_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_start = &r300_ring_start,
|
|
|
|
.ring_test = &r100_ring_test,
|
|
|
|
.ib_test = &r100_ib_test,
|
2012-05-02 07:11:24 -06:00
|
|
|
.is_lockup = &r100_gpu_is_lockup,
|
2011-10-19 11:02:21 -06:00
|
|
|
}
|
|
|
|
},
|
2012-02-23 15:53:43 -07:00
|
|
|
.irq = {
|
|
|
|
.set = &rs600_irq_set,
|
|
|
|
.process = &rs600_irq_process,
|
|
|
|
},
|
2012-02-23 15:53:47 -07:00
|
|
|
.display = {
|
|
|
|
.get_vblank_counter = &rs600_get_vblank_counter,
|
|
|
|
.bandwidth_update = &rs690_bandwidth_update,
|
|
|
|
.wait_for_vblank = &avivo_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &atombios_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &atombios_get_backlight_level,
|
2012-02-23 15:53:47 -07:00
|
|
|
},
|
2012-02-23 15:53:42 -07:00
|
|
|
.copy = {
|
|
|
|
.blit = &r100_copy_blit,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.dma = &r200_copy_dma,
|
|
|
|
.dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.copy = &r200_copy_dma,
|
|
|
|
.copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
},
|
2012-02-23 15:53:49 -07:00
|
|
|
.surface = {
|
|
|
|
.set_reg = r100_set_surface_reg,
|
|
|
|
.clear_reg = r100_clear_surface_reg,
|
|
|
|
},
|
2012-02-23 15:53:39 -07:00
|
|
|
.hpd = {
|
|
|
|
.init = &rs600_hpd_init,
|
|
|
|
.fini = &rs600_hpd_fini,
|
|
|
|
.sense = &rs600_hpd_sense,
|
|
|
|
.set_polarity = &rs600_hpd_set_polarity,
|
|
|
|
},
|
2012-02-23 15:53:41 -07:00
|
|
|
.pm = {
|
|
|
|
.misc = &rs600_pm_misc,
|
|
|
|
.prepare = &rs600_pm_prepare,
|
|
|
|
.finish = &rs600_pm_finish,
|
|
|
|
.init_profile = &r420_pm_init_profile,
|
|
|
|
.get_dynpm_state = &r100_pm_get_dynpm_state,
|
2012-02-23 15:53:48 -07:00
|
|
|
.get_engine_clock = &radeon_atom_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_atom_set_engine_clock,
|
|
|
|
.get_memory_clock = &radeon_atom_get_memory_clock,
|
|
|
|
.set_memory_clock = &radeon_atom_set_memory_clock,
|
|
|
|
.get_pcie_lanes = NULL,
|
|
|
|
.set_pcie_lanes = NULL,
|
|
|
|
.set_clock_gating = &radeon_atom_set_clock_gating,
|
2012-02-23 15:53:41 -07:00
|
|
|
},
|
2012-02-23 15:53:40 -07:00
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &rs600_pre_page_flip,
|
|
|
|
.page_flip = &rs600_page_flip,
|
|
|
|
.post_page_flip = &rs600_post_page_flip,
|
|
|
|
},
|
2010-03-11 14:19:15 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct radeon_asic rv515_asic = {
|
|
|
|
.init = &rv515_init,
|
|
|
|
.fini = &rv515_fini,
|
|
|
|
.suspend = &rv515_suspend,
|
|
|
|
.resume = &rv515_resume,
|
|
|
|
.vga_set_state = &r100_vga_set_state,
|
2010-03-09 07:45:12 -07:00
|
|
|
.asic_reset = &rs600_asic_reset,
|
2012-02-23 16:10:29 -07:00
|
|
|
.ioctl_wait_idle = NULL,
|
|
|
|
.gui_idle = &r100_gui_idle,
|
|
|
|
.mc_wait_for_idle = &rv515_mc_wait_for_idle,
|
2012-02-23 15:53:46 -07:00
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &rv370_pcie_gart_tlb_flush,
|
|
|
|
.set_page = &rv370_pcie_gart_set_page,
|
|
|
|
},
|
2011-10-19 11:02:21 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
|
.emit_fence = &r300_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &r300_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_start = &rv515_ring_start,
|
|
|
|
.ring_test = &r100_ring_test,
|
|
|
|
.ib_test = &r100_ib_test,
|
2012-05-02 07:11:24 -06:00
|
|
|
.is_lockup = &r100_gpu_is_lockup,
|
2011-10-19 11:02:21 -06:00
|
|
|
}
|
|
|
|
},
|
2012-02-23 15:53:43 -07:00
|
|
|
.irq = {
|
|
|
|
.set = &rs600_irq_set,
|
|
|
|
.process = &rs600_irq_process,
|
|
|
|
},
|
2012-02-23 15:53:47 -07:00
|
|
|
.display = {
|
|
|
|
.get_vblank_counter = &rs600_get_vblank_counter,
|
|
|
|
.bandwidth_update = &rv515_bandwidth_update,
|
|
|
|
.wait_for_vblank = &avivo_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &atombios_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &atombios_get_backlight_level,
|
2012-02-23 15:53:47 -07:00
|
|
|
},
|
2012-02-23 15:53:42 -07:00
|
|
|
.copy = {
|
|
|
|
.blit = &r100_copy_blit,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.dma = &r200_copy_dma,
|
|
|
|
.dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.copy = &r100_copy_blit,
|
|
|
|
.copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
},
|
2012-02-23 15:53:49 -07:00
|
|
|
.surface = {
|
|
|
|
.set_reg = r100_set_surface_reg,
|
|
|
|
.clear_reg = r100_clear_surface_reg,
|
|
|
|
},
|
2012-02-23 15:53:39 -07:00
|
|
|
.hpd = {
|
|
|
|
.init = &rs600_hpd_init,
|
|
|
|
.fini = &rs600_hpd_fini,
|
|
|
|
.sense = &rs600_hpd_sense,
|
|
|
|
.set_polarity = &rs600_hpd_set_polarity,
|
|
|
|
},
|
2012-02-23 15:53:41 -07:00
|
|
|
.pm = {
|
|
|
|
.misc = &rs600_pm_misc,
|
|
|
|
.prepare = &rs600_pm_prepare,
|
|
|
|
.finish = &rs600_pm_finish,
|
|
|
|
.init_profile = &r420_pm_init_profile,
|
|
|
|
.get_dynpm_state = &r100_pm_get_dynpm_state,
|
2012-02-23 15:53:48 -07:00
|
|
|
.get_engine_clock = &radeon_atom_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_atom_set_engine_clock,
|
|
|
|
.get_memory_clock = &radeon_atom_get_memory_clock,
|
|
|
|
.set_memory_clock = &radeon_atom_set_memory_clock,
|
|
|
|
.get_pcie_lanes = &rv370_get_pcie_lanes,
|
|
|
|
.set_pcie_lanes = &rv370_set_pcie_lanes,
|
|
|
|
.set_clock_gating = &radeon_atom_set_clock_gating,
|
2012-02-23 15:53:41 -07:00
|
|
|
},
|
2012-02-23 15:53:40 -07:00
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &rs600_pre_page_flip,
|
|
|
|
.page_flip = &rs600_page_flip,
|
|
|
|
.post_page_flip = &rs600_post_page_flip,
|
|
|
|
},
|
2010-03-11 14:19:15 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct radeon_asic r520_asic = {
|
|
|
|
.init = &r520_init,
|
|
|
|
.fini = &rv515_fini,
|
|
|
|
.suspend = &rv515_suspend,
|
|
|
|
.resume = &r520_resume,
|
|
|
|
.vga_set_state = &r100_vga_set_state,
|
2010-03-09 07:45:12 -07:00
|
|
|
.asic_reset = &rs600_asic_reset,
|
2012-02-23 16:10:29 -07:00
|
|
|
.ioctl_wait_idle = NULL,
|
|
|
|
.gui_idle = &r100_gui_idle,
|
|
|
|
.mc_wait_for_idle = &r520_mc_wait_for_idle,
|
2012-02-23 15:53:46 -07:00
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &rv370_pcie_gart_tlb_flush,
|
|
|
|
.set_page = &rv370_pcie_gart_set_page,
|
|
|
|
},
|
2011-10-19 11:02:21 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
|
|
|
.ib_execute = &r100_ring_ib_execute,
|
|
|
|
.emit_fence = &r300_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r100_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &r300_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_start = &rv515_ring_start,
|
|
|
|
.ring_test = &r100_ring_test,
|
|
|
|
.ib_test = &r100_ib_test,
|
2012-05-02 07:11:24 -06:00
|
|
|
.is_lockup = &r100_gpu_is_lockup,
|
2011-10-19 11:02:21 -06:00
|
|
|
}
|
|
|
|
},
|
2012-02-23 15:53:43 -07:00
|
|
|
.irq = {
|
|
|
|
.set = &rs600_irq_set,
|
|
|
|
.process = &rs600_irq_process,
|
|
|
|
},
|
2012-02-23 15:53:47 -07:00
|
|
|
.display = {
|
|
|
|
.bandwidth_update = &rv515_bandwidth_update,
|
|
|
|
.get_vblank_counter = &rs600_get_vblank_counter,
|
|
|
|
.wait_for_vblank = &avivo_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &atombios_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &atombios_get_backlight_level,
|
2012-02-23 15:53:47 -07:00
|
|
|
},
|
2012-02-23 15:53:42 -07:00
|
|
|
.copy = {
|
|
|
|
.blit = &r100_copy_blit,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.dma = &r200_copy_dma,
|
|
|
|
.dma_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
.copy = &r100_copy_blit,
|
|
|
|
.copy_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
|
|
|
},
|
2012-02-23 15:53:49 -07:00
|
|
|
.surface = {
|
|
|
|
.set_reg = r100_set_surface_reg,
|
|
|
|
.clear_reg = r100_clear_surface_reg,
|
|
|
|
},
|
2012-02-23 15:53:39 -07:00
|
|
|
.hpd = {
|
|
|
|
.init = &rs600_hpd_init,
|
|
|
|
.fini = &rs600_hpd_fini,
|
|
|
|
.sense = &rs600_hpd_sense,
|
|
|
|
.set_polarity = &rs600_hpd_set_polarity,
|
|
|
|
},
|
2012-02-23 15:53:41 -07:00
|
|
|
.pm = {
|
|
|
|
.misc = &rs600_pm_misc,
|
|
|
|
.prepare = &rs600_pm_prepare,
|
|
|
|
.finish = &rs600_pm_finish,
|
|
|
|
.init_profile = &r420_pm_init_profile,
|
|
|
|
.get_dynpm_state = &r100_pm_get_dynpm_state,
|
2012-02-23 15:53:48 -07:00
|
|
|
.get_engine_clock = &radeon_atom_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_atom_set_engine_clock,
|
|
|
|
.get_memory_clock = &radeon_atom_get_memory_clock,
|
|
|
|
.set_memory_clock = &radeon_atom_set_memory_clock,
|
|
|
|
.get_pcie_lanes = &rv370_get_pcie_lanes,
|
|
|
|
.set_pcie_lanes = &rv370_set_pcie_lanes,
|
|
|
|
.set_clock_gating = &radeon_atom_set_clock_gating,
|
2012-02-23 15:53:41 -07:00
|
|
|
},
|
2012-02-23 15:53:40 -07:00
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &rs600_pre_page_flip,
|
|
|
|
.page_flip = &rs600_page_flip,
|
|
|
|
.post_page_flip = &rs600_post_page_flip,
|
|
|
|
},
|
2010-03-11 14:19:15 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct radeon_asic r600_asic = {
|
|
|
|
.init = &r600_init,
|
|
|
|
.fini = &r600_fini,
|
|
|
|
.suspend = &r600_suspend,
|
|
|
|
.resume = &r600_resume,
|
|
|
|
.vga_set_state = &r600_vga_set_state,
|
2010-03-09 07:45:11 -07:00
|
|
|
.asic_reset = &r600_asic_reset,
|
2012-02-23 16:10:29 -07:00
|
|
|
.ioctl_wait_idle = r600_ioctl_wait_idle,
|
|
|
|
.gui_idle = &r600_gui_idle,
|
|
|
|
.mc_wait_for_idle = &r600_mc_wait_for_idle,
|
2012-02-23 15:53:46 -07:00
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &r600_pcie_gart_tlb_flush,
|
|
|
|
.set_page = &rs600_gart_set_page,
|
|
|
|
},
|
2011-10-19 11:02:21 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
|
|
|
.ib_execute = &r600_ring_ib_execute,
|
|
|
|
.emit_fence = &r600_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &r600_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_test = &r600_ring_test,
|
|
|
|
.ib_test = &r600_ib_test,
|
2012-05-02 07:11:09 -06:00
|
|
|
.is_lockup = &r600_gpu_is_lockup,
|
2012-09-27 13:08:35 -06:00
|
|
|
},
|
|
|
|
[R600_RING_TYPE_DMA_INDEX] = {
|
|
|
|
.ib_execute = &r600_dma_ring_ib_execute,
|
|
|
|
.emit_fence = &r600_dma_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_dma_semaphore_ring_emit,
|
2011-11-18 08:19:47 -07:00
|
|
|
.cs_parse = &r600_dma_cs_parse,
|
2012-09-27 13:08:35 -06:00
|
|
|
.ring_test = &r600_dma_ring_test,
|
|
|
|
.ib_test = &r600_dma_ib_test,
|
|
|
|
.is_lockup = &r600_dma_is_lockup,
|
2011-10-19 11:02:21 -06:00
|
|
|
}
|
|
|
|
},
|
2012-02-23 15:53:43 -07:00
|
|
|
.irq = {
|
|
|
|
.set = &r600_irq_set,
|
|
|
|
.process = &r600_irq_process,
|
|
|
|
},
|
2012-02-23 15:53:47 -07:00
|
|
|
.display = {
|
|
|
|
.bandwidth_update = &rv515_bandwidth_update,
|
|
|
|
.get_vblank_counter = &rs600_get_vblank_counter,
|
|
|
|
.wait_for_vblank = &avivo_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &atombios_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &atombios_get_backlight_level,
|
2012-02-23 15:53:47 -07:00
|
|
|
},
|
2012-02-23 15:53:42 -07:00
|
|
|
.copy = {
|
|
|
|
.blit = &r600_copy_blit,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
2012-09-27 13:08:35 -06:00
|
|
|
.dma = &r600_copy_dma,
|
|
|
|
.dma_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-07-20 11:49:49 -06:00
|
|
|
.copy = &r600_copy_dma,
|
|
|
|
.copy_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-02-23 15:53:42 -07:00
|
|
|
},
|
2012-02-23 15:53:49 -07:00
|
|
|
.surface = {
|
|
|
|
.set_reg = r600_set_surface_reg,
|
|
|
|
.clear_reg = r600_clear_surface_reg,
|
|
|
|
},
|
2012-02-23 15:53:39 -07:00
|
|
|
.hpd = {
|
|
|
|
.init = &r600_hpd_init,
|
|
|
|
.fini = &r600_hpd_fini,
|
|
|
|
.sense = &r600_hpd_sense,
|
|
|
|
.set_polarity = &r600_hpd_set_polarity,
|
|
|
|
},
|
2012-02-23 15:53:41 -07:00
|
|
|
.pm = {
|
|
|
|
.misc = &r600_pm_misc,
|
|
|
|
.prepare = &rs600_pm_prepare,
|
|
|
|
.finish = &rs600_pm_finish,
|
|
|
|
.init_profile = &r600_pm_init_profile,
|
|
|
|
.get_dynpm_state = &r600_pm_get_dynpm_state,
|
2012-02-23 15:53:48 -07:00
|
|
|
.get_engine_clock = &radeon_atom_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_atom_set_engine_clock,
|
|
|
|
.get_memory_clock = &radeon_atom_get_memory_clock,
|
|
|
|
.set_memory_clock = &radeon_atom_set_memory_clock,
|
|
|
|
.get_pcie_lanes = &r600_get_pcie_lanes,
|
|
|
|
.set_pcie_lanes = &r600_set_pcie_lanes,
|
|
|
|
.set_clock_gating = NULL,
|
2012-02-23 15:53:41 -07:00
|
|
|
},
|
2012-02-23 15:53:40 -07:00
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &rs600_pre_page_flip,
|
|
|
|
.page_flip = &rs600_page_flip,
|
|
|
|
.post_page_flip = &rs600_post_page_flip,
|
|
|
|
},
|
2010-03-11 14:19:15 -07:00
|
|
|
};
|
|
|
|
|
2010-03-16 18:54:38 -06:00
|
|
|
static struct radeon_asic rs780_asic = {
|
|
|
|
.init = &r600_init,
|
|
|
|
.fini = &r600_fini,
|
|
|
|
.suspend = &r600_suspend,
|
|
|
|
.resume = &r600_resume,
|
|
|
|
.vga_set_state = &r600_vga_set_state,
|
2010-03-09 07:45:11 -07:00
|
|
|
.asic_reset = &r600_asic_reset,
|
2012-02-23 16:10:29 -07:00
|
|
|
.ioctl_wait_idle = r600_ioctl_wait_idle,
|
|
|
|
.gui_idle = &r600_gui_idle,
|
|
|
|
.mc_wait_for_idle = &r600_mc_wait_for_idle,
|
2012-02-23 15:53:46 -07:00
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &r600_pcie_gart_tlb_flush,
|
|
|
|
.set_page = &rs600_gart_set_page,
|
|
|
|
},
|
2011-10-19 11:02:21 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
|
|
|
.ib_execute = &r600_ring_ib_execute,
|
|
|
|
.emit_fence = &r600_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &r600_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_test = &r600_ring_test,
|
|
|
|
.ib_test = &r600_ib_test,
|
2012-05-02 07:11:09 -06:00
|
|
|
.is_lockup = &r600_gpu_is_lockup,
|
2012-09-27 13:08:35 -06:00
|
|
|
},
|
|
|
|
[R600_RING_TYPE_DMA_INDEX] = {
|
|
|
|
.ib_execute = &r600_dma_ring_ib_execute,
|
|
|
|
.emit_fence = &r600_dma_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_dma_semaphore_ring_emit,
|
2011-11-18 08:19:47 -07:00
|
|
|
.cs_parse = &r600_dma_cs_parse,
|
2012-09-27 13:08:35 -06:00
|
|
|
.ring_test = &r600_dma_ring_test,
|
|
|
|
.ib_test = &r600_dma_ib_test,
|
|
|
|
.is_lockup = &r600_dma_is_lockup,
|
2011-10-19 11:02:21 -06:00
|
|
|
}
|
|
|
|
},
|
2012-02-23 15:53:43 -07:00
|
|
|
.irq = {
|
|
|
|
.set = &r600_irq_set,
|
|
|
|
.process = &r600_irq_process,
|
|
|
|
},
|
2012-02-23 15:53:47 -07:00
|
|
|
.display = {
|
|
|
|
.bandwidth_update = &rs690_bandwidth_update,
|
|
|
|
.get_vblank_counter = &rs600_get_vblank_counter,
|
|
|
|
.wait_for_vblank = &avivo_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &atombios_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &atombios_get_backlight_level,
|
2012-02-23 15:53:47 -07:00
|
|
|
},
|
2012-02-23 15:53:42 -07:00
|
|
|
.copy = {
|
|
|
|
.blit = &r600_copy_blit,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
2012-09-27 13:08:35 -06:00
|
|
|
.dma = &r600_copy_dma,
|
|
|
|
.dma_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-07-20 11:49:49 -06:00
|
|
|
.copy = &r600_copy_dma,
|
|
|
|
.copy_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-02-23 15:53:42 -07:00
|
|
|
},
|
2012-02-23 15:53:49 -07:00
|
|
|
.surface = {
|
|
|
|
.set_reg = r600_set_surface_reg,
|
|
|
|
.clear_reg = r600_clear_surface_reg,
|
|
|
|
},
|
2012-02-23 15:53:39 -07:00
|
|
|
.hpd = {
|
|
|
|
.init = &r600_hpd_init,
|
|
|
|
.fini = &r600_hpd_fini,
|
|
|
|
.sense = &r600_hpd_sense,
|
|
|
|
.set_polarity = &r600_hpd_set_polarity,
|
|
|
|
},
|
2012-02-23 15:53:41 -07:00
|
|
|
.pm = {
|
|
|
|
.misc = &r600_pm_misc,
|
|
|
|
.prepare = &rs600_pm_prepare,
|
|
|
|
.finish = &rs600_pm_finish,
|
|
|
|
.init_profile = &rs780_pm_init_profile,
|
|
|
|
.get_dynpm_state = &r600_pm_get_dynpm_state,
|
2012-02-23 15:53:48 -07:00
|
|
|
.get_engine_clock = &radeon_atom_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_atom_set_engine_clock,
|
|
|
|
.get_memory_clock = NULL,
|
|
|
|
.set_memory_clock = NULL,
|
|
|
|
.get_pcie_lanes = NULL,
|
|
|
|
.set_pcie_lanes = NULL,
|
|
|
|
.set_clock_gating = NULL,
|
2012-02-23 15:53:41 -07:00
|
|
|
},
|
2012-02-23 15:53:40 -07:00
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &rs600_pre_page_flip,
|
|
|
|
.page_flip = &rs600_page_flip,
|
|
|
|
.post_page_flip = &rs600_post_page_flip,
|
|
|
|
},
|
2010-03-16 18:54:38 -06:00
|
|
|
};
|
|
|
|
|
2010-03-11 14:19:15 -07:00
|
|
|
static struct radeon_asic rv770_asic = {
|
|
|
|
.init = &rv770_init,
|
|
|
|
.fini = &rv770_fini,
|
|
|
|
.suspend = &rv770_suspend,
|
|
|
|
.resume = &rv770_resume,
|
2010-03-09 07:45:11 -07:00
|
|
|
.asic_reset = &r600_asic_reset,
|
2010-03-11 14:19:15 -07:00
|
|
|
.vga_set_state = &r600_vga_set_state,
|
2012-02-23 16:10:29 -07:00
|
|
|
.ioctl_wait_idle = r600_ioctl_wait_idle,
|
|
|
|
.gui_idle = &r600_gui_idle,
|
|
|
|
.mc_wait_for_idle = &r600_mc_wait_for_idle,
|
2012-02-23 15:53:46 -07:00
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &r600_pcie_gart_tlb_flush,
|
|
|
|
.set_page = &rs600_gart_set_page,
|
|
|
|
},
|
2011-10-19 11:02:21 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
|
|
|
.ib_execute = &r600_ring_ib_execute,
|
|
|
|
.emit_fence = &r600_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &r600_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_test = &r600_ring_test,
|
|
|
|
.ib_test = &r600_ib_test,
|
2012-05-02 07:11:09 -06:00
|
|
|
.is_lockup = &r600_gpu_is_lockup,
|
2012-09-27 13:08:35 -06:00
|
|
|
},
|
|
|
|
[R600_RING_TYPE_DMA_INDEX] = {
|
|
|
|
.ib_execute = &r600_dma_ring_ib_execute,
|
|
|
|
.emit_fence = &r600_dma_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_dma_semaphore_ring_emit,
|
2011-11-18 08:19:47 -07:00
|
|
|
.cs_parse = &r600_dma_cs_parse,
|
2012-09-27 13:08:35 -06:00
|
|
|
.ring_test = &r600_dma_ring_test,
|
|
|
|
.ib_test = &r600_dma_ib_test,
|
|
|
|
.is_lockup = &r600_dma_is_lockup,
|
2011-10-19 11:02:21 -06:00
|
|
|
}
|
|
|
|
},
|
2012-02-23 15:53:43 -07:00
|
|
|
.irq = {
|
|
|
|
.set = &r600_irq_set,
|
|
|
|
.process = &r600_irq_process,
|
|
|
|
},
|
2012-02-23 15:53:47 -07:00
|
|
|
.display = {
|
|
|
|
.bandwidth_update = &rv515_bandwidth_update,
|
|
|
|
.get_vblank_counter = &rs600_get_vblank_counter,
|
|
|
|
.wait_for_vblank = &avivo_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &atombios_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &atombios_get_backlight_level,
|
2012-02-23 15:53:47 -07:00
|
|
|
},
|
2012-02-23 15:53:42 -07:00
|
|
|
.copy = {
|
|
|
|
.blit = &r600_copy_blit,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
2012-09-27 13:08:35 -06:00
|
|
|
.dma = &r600_copy_dma,
|
|
|
|
.dma_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-07-20 11:49:49 -06:00
|
|
|
.copy = &r600_copy_dma,
|
|
|
|
.copy_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-02-23 15:53:42 -07:00
|
|
|
},
|
2012-02-23 15:53:49 -07:00
|
|
|
.surface = {
|
|
|
|
.set_reg = r600_set_surface_reg,
|
|
|
|
.clear_reg = r600_clear_surface_reg,
|
|
|
|
},
|
2012-02-23 15:53:39 -07:00
|
|
|
.hpd = {
|
|
|
|
.init = &r600_hpd_init,
|
|
|
|
.fini = &r600_hpd_fini,
|
|
|
|
.sense = &r600_hpd_sense,
|
|
|
|
.set_polarity = &r600_hpd_set_polarity,
|
|
|
|
},
|
2012-02-23 15:53:41 -07:00
|
|
|
.pm = {
|
|
|
|
.misc = &rv770_pm_misc,
|
|
|
|
.prepare = &rs600_pm_prepare,
|
|
|
|
.finish = &rs600_pm_finish,
|
|
|
|
.init_profile = &r600_pm_init_profile,
|
|
|
|
.get_dynpm_state = &r600_pm_get_dynpm_state,
|
2012-02-23 15:53:48 -07:00
|
|
|
.get_engine_clock = &radeon_atom_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_atom_set_engine_clock,
|
|
|
|
.get_memory_clock = &radeon_atom_get_memory_clock,
|
|
|
|
.set_memory_clock = &radeon_atom_set_memory_clock,
|
|
|
|
.get_pcie_lanes = &r600_get_pcie_lanes,
|
|
|
|
.set_pcie_lanes = &r600_set_pcie_lanes,
|
|
|
|
.set_clock_gating = &radeon_atom_set_clock_gating,
|
2012-02-23 15:53:41 -07:00
|
|
|
},
|
2012-02-23 15:53:40 -07:00
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &rs600_pre_page_flip,
|
|
|
|
.page_flip = &rv770_page_flip,
|
|
|
|
.post_page_flip = &rs600_post_page_flip,
|
|
|
|
},
|
2010-03-11 14:19:15 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct radeon_asic evergreen_asic = {
|
|
|
|
.init = &evergreen_init,
|
|
|
|
.fini = &evergreen_fini,
|
|
|
|
.suspend = &evergreen_suspend,
|
|
|
|
.resume = &evergreen_resume,
|
2010-03-09 07:45:11 -07:00
|
|
|
.asic_reset = &evergreen_asic_reset,
|
2010-03-11 14:19:15 -07:00
|
|
|
.vga_set_state = &r600_vga_set_state,
|
2012-02-23 16:10:29 -07:00
|
|
|
.ioctl_wait_idle = r600_ioctl_wait_idle,
|
|
|
|
.gui_idle = &r600_gui_idle,
|
|
|
|
.mc_wait_for_idle = &evergreen_mc_wait_for_idle,
|
2012-02-23 15:53:46 -07:00
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &evergreen_pcie_gart_tlb_flush,
|
|
|
|
.set_page = &rs600_gart_set_page,
|
|
|
|
},
|
2011-10-19 11:02:21 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
|
|
|
.ib_execute = &evergreen_ring_ib_execute,
|
|
|
|
.emit_fence = &r600_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &evergreen_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_test = &r600_ring_test,
|
|
|
|
.ib_test = &r600_ib_test,
|
2012-05-02 07:11:09 -06:00
|
|
|
.is_lockup = &evergreen_gpu_is_lockup,
|
2012-12-04 13:25:59 -07:00
|
|
|
},
|
|
|
|
[R600_RING_TYPE_DMA_INDEX] = {
|
|
|
|
.ib_execute = &evergreen_dma_ring_ib_execute,
|
|
|
|
.emit_fence = &evergreen_dma_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_dma_semaphore_ring_emit,
|
2012-12-13 07:55:45 -07:00
|
|
|
.cs_parse = &evergreen_dma_cs_parse,
|
2012-12-04 13:25:59 -07:00
|
|
|
.ring_test = &r600_dma_ring_test,
|
|
|
|
.ib_test = &r600_dma_ib_test,
|
|
|
|
.is_lockup = &r600_dma_is_lockup,
|
2011-10-19 11:02:21 -06:00
|
|
|
}
|
|
|
|
},
|
2012-02-23 15:53:43 -07:00
|
|
|
.irq = {
|
|
|
|
.set = &evergreen_irq_set,
|
|
|
|
.process = &evergreen_irq_process,
|
|
|
|
},
|
2012-02-23 15:53:47 -07:00
|
|
|
.display = {
|
|
|
|
.bandwidth_update = &evergreen_bandwidth_update,
|
|
|
|
.get_vblank_counter = &evergreen_get_vblank_counter,
|
|
|
|
.wait_for_vblank = &dce4_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &atombios_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &atombios_get_backlight_level,
|
2012-02-23 15:53:47 -07:00
|
|
|
},
|
2012-02-23 15:53:42 -07:00
|
|
|
.copy = {
|
|
|
|
.blit = &r600_copy_blit,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
2012-12-04 13:25:59 -07:00
|
|
|
.dma = &evergreen_copy_dma,
|
|
|
|
.dma_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-07-20 11:49:49 -06:00
|
|
|
.copy = &evergreen_copy_dma,
|
|
|
|
.copy_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-02-23 15:53:42 -07:00
|
|
|
},
|
2012-02-23 15:53:49 -07:00
|
|
|
.surface = {
|
|
|
|
.set_reg = r600_set_surface_reg,
|
|
|
|
.clear_reg = r600_clear_surface_reg,
|
|
|
|
},
|
2012-02-23 15:53:39 -07:00
|
|
|
.hpd = {
|
|
|
|
.init = &evergreen_hpd_init,
|
|
|
|
.fini = &evergreen_hpd_fini,
|
|
|
|
.sense = &evergreen_hpd_sense,
|
|
|
|
.set_polarity = &evergreen_hpd_set_polarity,
|
|
|
|
},
|
2012-02-23 15:53:41 -07:00
|
|
|
.pm = {
|
|
|
|
.misc = &evergreen_pm_misc,
|
|
|
|
.prepare = &evergreen_pm_prepare,
|
|
|
|
.finish = &evergreen_pm_finish,
|
|
|
|
.init_profile = &r600_pm_init_profile,
|
|
|
|
.get_dynpm_state = &r600_pm_get_dynpm_state,
|
2012-02-23 15:53:48 -07:00
|
|
|
.get_engine_clock = &radeon_atom_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_atom_set_engine_clock,
|
|
|
|
.get_memory_clock = &radeon_atom_get_memory_clock,
|
|
|
|
.set_memory_clock = &radeon_atom_set_memory_clock,
|
|
|
|
.get_pcie_lanes = &r600_get_pcie_lanes,
|
|
|
|
.set_pcie_lanes = &r600_set_pcie_lanes,
|
|
|
|
.set_clock_gating = NULL,
|
2012-02-23 15:53:41 -07:00
|
|
|
},
|
2012-02-23 15:53:40 -07:00
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &evergreen_pre_page_flip,
|
|
|
|
.page_flip = &evergreen_page_flip,
|
|
|
|
.post_page_flip = &evergreen_post_page_flip,
|
|
|
|
},
|
2010-03-11 14:19:15 -07:00
|
|
|
};
|
|
|
|
|
2010-11-22 15:56:30 -07:00
|
|
|
static struct radeon_asic sumo_asic = {
|
|
|
|
.init = &evergreen_init,
|
|
|
|
.fini = &evergreen_fini,
|
|
|
|
.suspend = &evergreen_suspend,
|
|
|
|
.resume = &evergreen_resume,
|
|
|
|
.asic_reset = &evergreen_asic_reset,
|
|
|
|
.vga_set_state = &r600_vga_set_state,
|
2012-02-23 16:10:29 -07:00
|
|
|
.ioctl_wait_idle = r600_ioctl_wait_idle,
|
|
|
|
.gui_idle = &r600_gui_idle,
|
|
|
|
.mc_wait_for_idle = &evergreen_mc_wait_for_idle,
|
2012-02-23 15:53:46 -07:00
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &evergreen_pcie_gart_tlb_flush,
|
|
|
|
.set_page = &rs600_gart_set_page,
|
|
|
|
},
|
2011-10-19 11:02:21 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
|
|
|
.ib_execute = &evergreen_ring_ib_execute,
|
|
|
|
.emit_fence = &r600_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &evergreen_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_test = &r600_ring_test,
|
|
|
|
.ib_test = &r600_ib_test,
|
2012-05-02 07:11:09 -06:00
|
|
|
.is_lockup = &evergreen_gpu_is_lockup,
|
2012-02-23 07:18:44 -07:00
|
|
|
},
|
2012-12-04 13:25:59 -07:00
|
|
|
[R600_RING_TYPE_DMA_INDEX] = {
|
|
|
|
.ib_execute = &evergreen_dma_ring_ib_execute,
|
|
|
|
.emit_fence = &evergreen_dma_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_dma_semaphore_ring_emit,
|
2012-12-13 07:55:45 -07:00
|
|
|
.cs_parse = &evergreen_dma_cs_parse,
|
2012-12-04 13:25:59 -07:00
|
|
|
.ring_test = &r600_dma_ring_test,
|
|
|
|
.ib_test = &r600_dma_ib_test,
|
|
|
|
.is_lockup = &r600_dma_is_lockup,
|
|
|
|
}
|
2011-10-19 11:02:21 -06:00
|
|
|
},
|
2012-02-23 15:53:43 -07:00
|
|
|
.irq = {
|
|
|
|
.set = &evergreen_irq_set,
|
|
|
|
.process = &evergreen_irq_process,
|
|
|
|
},
|
2012-02-23 15:53:47 -07:00
|
|
|
.display = {
|
|
|
|
.bandwidth_update = &evergreen_bandwidth_update,
|
|
|
|
.get_vblank_counter = &evergreen_get_vblank_counter,
|
|
|
|
.wait_for_vblank = &dce4_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &atombios_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &atombios_get_backlight_level,
|
2012-02-23 15:53:47 -07:00
|
|
|
},
|
2012-02-23 15:53:42 -07:00
|
|
|
.copy = {
|
|
|
|
.blit = &r600_copy_blit,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
2012-12-04 13:25:59 -07:00
|
|
|
.dma = &evergreen_copy_dma,
|
|
|
|
.dma_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-07-20 11:49:49 -06:00
|
|
|
.copy = &evergreen_copy_dma,
|
|
|
|
.copy_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-02-23 15:53:42 -07:00
|
|
|
},
|
2012-02-23 15:53:49 -07:00
|
|
|
.surface = {
|
|
|
|
.set_reg = r600_set_surface_reg,
|
|
|
|
.clear_reg = r600_clear_surface_reg,
|
|
|
|
},
|
2012-02-23 15:53:39 -07:00
|
|
|
.hpd = {
|
|
|
|
.init = &evergreen_hpd_init,
|
|
|
|
.fini = &evergreen_hpd_fini,
|
|
|
|
.sense = &evergreen_hpd_sense,
|
|
|
|
.set_polarity = &evergreen_hpd_set_polarity,
|
|
|
|
},
|
2012-02-23 15:53:41 -07:00
|
|
|
.pm = {
|
|
|
|
.misc = &evergreen_pm_misc,
|
|
|
|
.prepare = &evergreen_pm_prepare,
|
|
|
|
.finish = &evergreen_pm_finish,
|
|
|
|
.init_profile = &sumo_pm_init_profile,
|
|
|
|
.get_dynpm_state = &r600_pm_get_dynpm_state,
|
2012-02-23 15:53:48 -07:00
|
|
|
.get_engine_clock = &radeon_atom_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_atom_set_engine_clock,
|
|
|
|
.get_memory_clock = NULL,
|
|
|
|
.set_memory_clock = NULL,
|
|
|
|
.get_pcie_lanes = NULL,
|
|
|
|
.set_pcie_lanes = NULL,
|
|
|
|
.set_clock_gating = NULL,
|
2012-02-23 15:53:41 -07:00
|
|
|
},
|
2012-02-23 15:53:40 -07:00
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &evergreen_pre_page_flip,
|
|
|
|
.page_flip = &evergreen_page_flip,
|
|
|
|
.post_page_flip = &evergreen_post_page_flip,
|
|
|
|
},
|
2010-11-22 15:56:30 -07:00
|
|
|
};
|
|
|
|
|
2011-01-06 19:19:33 -07:00
|
|
|
static struct radeon_asic btc_asic = {
|
|
|
|
.init = &evergreen_init,
|
|
|
|
.fini = &evergreen_fini,
|
|
|
|
.suspend = &evergreen_suspend,
|
|
|
|
.resume = &evergreen_resume,
|
|
|
|
.asic_reset = &evergreen_asic_reset,
|
|
|
|
.vga_set_state = &r600_vga_set_state,
|
2012-02-23 16:10:29 -07:00
|
|
|
.ioctl_wait_idle = r600_ioctl_wait_idle,
|
|
|
|
.gui_idle = &r600_gui_idle,
|
|
|
|
.mc_wait_for_idle = &evergreen_mc_wait_for_idle,
|
2012-02-23 15:53:46 -07:00
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &evergreen_pcie_gart_tlb_flush,
|
|
|
|
.set_page = &rs600_gart_set_page,
|
|
|
|
},
|
2011-10-19 11:02:21 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
|
|
|
.ib_execute = &evergreen_ring_ib_execute,
|
|
|
|
.emit_fence = &r600_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &evergreen_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_test = &r600_ring_test,
|
|
|
|
.ib_test = &r600_ib_test,
|
2012-05-02 07:11:09 -06:00
|
|
|
.is_lockup = &evergreen_gpu_is_lockup,
|
2012-12-04 13:25:59 -07:00
|
|
|
},
|
|
|
|
[R600_RING_TYPE_DMA_INDEX] = {
|
|
|
|
.ib_execute = &evergreen_dma_ring_ib_execute,
|
|
|
|
.emit_fence = &evergreen_dma_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_dma_semaphore_ring_emit,
|
2012-12-13 07:55:45 -07:00
|
|
|
.cs_parse = &evergreen_dma_cs_parse,
|
2012-12-04 13:25:59 -07:00
|
|
|
.ring_test = &r600_dma_ring_test,
|
|
|
|
.ib_test = &r600_dma_ib_test,
|
|
|
|
.is_lockup = &r600_dma_is_lockup,
|
2011-10-19 11:02:21 -06:00
|
|
|
}
|
|
|
|
},
|
2012-02-23 15:53:43 -07:00
|
|
|
.irq = {
|
|
|
|
.set = &evergreen_irq_set,
|
|
|
|
.process = &evergreen_irq_process,
|
|
|
|
},
|
2012-02-23 15:53:47 -07:00
|
|
|
.display = {
|
|
|
|
.bandwidth_update = &evergreen_bandwidth_update,
|
|
|
|
.get_vblank_counter = &evergreen_get_vblank_counter,
|
|
|
|
.wait_for_vblank = &dce4_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &atombios_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &atombios_get_backlight_level,
|
2012-02-23 15:53:47 -07:00
|
|
|
},
|
2012-02-23 15:53:42 -07:00
|
|
|
.copy = {
|
|
|
|
.blit = &r600_copy_blit,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
2012-12-04 13:25:59 -07:00
|
|
|
.dma = &evergreen_copy_dma,
|
|
|
|
.dma_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-07-20 11:49:49 -06:00
|
|
|
.copy = &evergreen_copy_dma,
|
|
|
|
.copy_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-02-23 15:53:42 -07:00
|
|
|
},
|
2012-02-23 15:53:49 -07:00
|
|
|
.surface = {
|
|
|
|
.set_reg = r600_set_surface_reg,
|
|
|
|
.clear_reg = r600_clear_surface_reg,
|
|
|
|
},
|
2012-02-23 15:53:39 -07:00
|
|
|
.hpd = {
|
|
|
|
.init = &evergreen_hpd_init,
|
|
|
|
.fini = &evergreen_hpd_fini,
|
|
|
|
.sense = &evergreen_hpd_sense,
|
|
|
|
.set_polarity = &evergreen_hpd_set_polarity,
|
|
|
|
},
|
2012-02-23 15:53:41 -07:00
|
|
|
.pm = {
|
|
|
|
.misc = &evergreen_pm_misc,
|
|
|
|
.prepare = &evergreen_pm_prepare,
|
|
|
|
.finish = &evergreen_pm_finish,
|
2012-10-01 17:25:11 -06:00
|
|
|
.init_profile = &btc_pm_init_profile,
|
2012-02-23 15:53:41 -07:00
|
|
|
.get_dynpm_state = &r600_pm_get_dynpm_state,
|
2012-02-23 15:53:48 -07:00
|
|
|
.get_engine_clock = &radeon_atom_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_atom_set_engine_clock,
|
|
|
|
.get_memory_clock = &radeon_atom_get_memory_clock,
|
|
|
|
.set_memory_clock = &radeon_atom_set_memory_clock,
|
|
|
|
.get_pcie_lanes = NULL,
|
|
|
|
.set_pcie_lanes = NULL,
|
|
|
|
.set_clock_gating = NULL,
|
2012-02-23 15:53:41 -07:00
|
|
|
},
|
2012-02-23 15:53:40 -07:00
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &evergreen_pre_page_flip,
|
|
|
|
.page_flip = &evergreen_page_flip,
|
|
|
|
.post_page_flip = &evergreen_post_page_flip,
|
|
|
|
},
|
2011-01-06 19:19:33 -07:00
|
|
|
};
|
|
|
|
|
2011-03-02 18:07:36 -07:00
|
|
|
static struct radeon_asic cayman_asic = {
|
|
|
|
.init = &cayman_init,
|
|
|
|
.fini = &cayman_fini,
|
|
|
|
.suspend = &cayman_suspend,
|
|
|
|
.resume = &cayman_resume,
|
|
|
|
.asic_reset = &cayman_asic_reset,
|
|
|
|
.vga_set_state = &r600_vga_set_state,
|
2012-02-23 16:10:29 -07:00
|
|
|
.ioctl_wait_idle = r600_ioctl_wait_idle,
|
|
|
|
.gui_idle = &r600_gui_idle,
|
|
|
|
.mc_wait_for_idle = &evergreen_mc_wait_for_idle,
|
2012-02-23 15:53:46 -07:00
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &cayman_pcie_gart_tlb_flush,
|
|
|
|
.set_page = &rs600_gart_set_page,
|
|
|
|
},
|
2012-08-06 12:21:10 -06:00
|
|
|
.vm = {
|
|
|
|
.init = &cayman_vm_init,
|
|
|
|
.fini = &cayman_vm_fini,
|
2012-10-22 10:22:39 -06:00
|
|
|
.pt_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-08-06 12:21:10 -06:00
|
|
|
.set_page = &cayman_vm_set_page,
|
|
|
|
},
|
2011-10-19 11:02:21 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
drm/radeon: GPU virtual memory support v22
Virtual address space are per drm client (opener of /dev/drm).
Client are in charge of virtual address space, they need to
map bo into it by calling DRM_RADEON_GEM_VA ioctl.
First 16M of virtual address space is reserved by the kernel.
Once using 2 level page table we should be able to have a small
vram memory footprint for each pt (there would be one pt for all
gart, one for all vram and then one first level for each virtual
address space).
Plan include using the sub allocator for a common vm page table
area and using memcpy to copy vm page table in & out. Or use
a gart object and copy things in & out using dma.
v2: agd5f fixes:
- Add vram base offset for vram pages. The GPU physical address of a
vram page is FB_OFFSET + page offset. FB_OFFSET is 0 on discrete
cards and the physical bus address of the stolen memory on
integrated chips.
- VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR covers all vmid's >= 1
v3: agd5f:
- integrate with the semaphore/multi-ring stuff
v4:
- rebase on top ttm dma & multi-ring stuff
- userspace is now in charge of the address space
- no more specific cs vm ioctl, instead cs ioctl has a new
chunk
v5:
- properly handle mem == NULL case from move_notify callback
- fix the vm cleanup path
v6:
- fix update of page table to only happen on valid mem placement
v7:
- add tlb flush for each vm context
- add flags to define mapping property (readable, writeable, snooped)
- make ring id implicit from ib->fence->ring, up to each asic callback
to then do ring specific scheduling if vm ib scheduling function
v8:
- add query for ib limit and kernel reserved virtual space
- rename vm->size to max_pfn (maximum number of page)
- update gem_va ioctl to also allow unmap operation
- bump kernel version to allow userspace to query for vm support
v9:
- rebuild page table only when bind and incrementaly depending
on bo referenced by cs and that have been moved
- allow virtual address space to grow
- use sa allocator for vram page table
- return invalid when querying vm limit on non cayman GPU
- dump vm fault register on lockup
v10: agd5f:
- Move the vm schedule_ib callback to a standalone function, remove
the callback and use the existing ib_execute callback for VM IBs.
v11:
- rebase on top of lastest Linus
v12: agd5f:
- remove spurious backslash
- set IB vm_id to 0 in radeon_ib_get()
v13: agd5f:
- fix handling of RADEON_CHUNK_ID_FLAGS
v14:
- fix va destruction
- fix suspend resume
- forbid bo to have several different va in same vm
v15:
- rebase
v16:
- cleanup left over of vm init/fini
v17: agd5f:
- cs checker
v18: agd5f:
- reworks the CS ioctl to better support multiple rings and
VM. Rather than adding a new chunk id for VM, just re-use the
IB chunk id and add a new flags for VM mode. Also define additional
dwords for the flags chunk id to define the what ring we want to use
(gfx, compute, uvd, etc.) and the priority.
v19:
- fix cs fini in weird case of no ib
- semi working flush fix for ni
- rebase on top of sa allocator changes
v20: agd5f:
- further CS ioctl cleanups from Christian's comments
v21: agd5f:
- integrate CS checker improvements
v22: agd5f:
- final cleanups for release, only allow VM CS on cayman
Signed-off-by: Jerome Glisse <jglisse@redhat.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2012-01-05 20:11:05 -07:00
|
|
|
.ib_execute = &cayman_ring_ib_execute,
|
|
|
|
.ib_parse = &evergreen_ib_parse,
|
2011-11-17 12:57:50 -07:00
|
|
|
.emit_fence = &cayman_fence_ring_emit,
|
2011-10-19 11:02:21 -06:00
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &evergreen_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_test = &r600_ring_test,
|
|
|
|
.ib_test = &r600_ib_test,
|
2012-05-02 07:11:25 -06:00
|
|
|
.is_lockup = &evergreen_gpu_is_lockup,
|
2012-08-08 04:22:43 -06:00
|
|
|
.vm_flush = &cayman_vm_flush,
|
2011-10-19 11:02:21 -06:00
|
|
|
},
|
|
|
|
[CAYMAN_RING_TYPE_CP1_INDEX] = {
|
drm/radeon: GPU virtual memory support v22
Virtual address space are per drm client (opener of /dev/drm).
Client are in charge of virtual address space, they need to
map bo into it by calling DRM_RADEON_GEM_VA ioctl.
First 16M of virtual address space is reserved by the kernel.
Once using 2 level page table we should be able to have a small
vram memory footprint for each pt (there would be one pt for all
gart, one for all vram and then one first level for each virtual
address space).
Plan include using the sub allocator for a common vm page table
area and using memcpy to copy vm page table in & out. Or use
a gart object and copy things in & out using dma.
v2: agd5f fixes:
- Add vram base offset for vram pages. The GPU physical address of a
vram page is FB_OFFSET + page offset. FB_OFFSET is 0 on discrete
cards and the physical bus address of the stolen memory on
integrated chips.
- VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR covers all vmid's >= 1
v3: agd5f:
- integrate with the semaphore/multi-ring stuff
v4:
- rebase on top ttm dma & multi-ring stuff
- userspace is now in charge of the address space
- no more specific cs vm ioctl, instead cs ioctl has a new
chunk
v5:
- properly handle mem == NULL case from move_notify callback
- fix the vm cleanup path
v6:
- fix update of page table to only happen on valid mem placement
v7:
- add tlb flush for each vm context
- add flags to define mapping property (readable, writeable, snooped)
- make ring id implicit from ib->fence->ring, up to each asic callback
to then do ring specific scheduling if vm ib scheduling function
v8:
- add query for ib limit and kernel reserved virtual space
- rename vm->size to max_pfn (maximum number of page)
- update gem_va ioctl to also allow unmap operation
- bump kernel version to allow userspace to query for vm support
v9:
- rebuild page table only when bind and incrementaly depending
on bo referenced by cs and that have been moved
- allow virtual address space to grow
- use sa allocator for vram page table
- return invalid when querying vm limit on non cayman GPU
- dump vm fault register on lockup
v10: agd5f:
- Move the vm schedule_ib callback to a standalone function, remove
the callback and use the existing ib_execute callback for VM IBs.
v11:
- rebase on top of lastest Linus
v12: agd5f:
- remove spurious backslash
- set IB vm_id to 0 in radeon_ib_get()
v13: agd5f:
- fix handling of RADEON_CHUNK_ID_FLAGS
v14:
- fix va destruction
- fix suspend resume
- forbid bo to have several different va in same vm
v15:
- rebase
v16:
- cleanup left over of vm init/fini
v17: agd5f:
- cs checker
v18: agd5f:
- reworks the CS ioctl to better support multiple rings and
VM. Rather than adding a new chunk id for VM, just re-use the
IB chunk id and add a new flags for VM mode. Also define additional
dwords for the flags chunk id to define the what ring we want to use
(gfx, compute, uvd, etc.) and the priority.
v19:
- fix cs fini in weird case of no ib
- semi working flush fix for ni
- rebase on top of sa allocator changes
v20: agd5f:
- further CS ioctl cleanups from Christian's comments
v21: agd5f:
- integrate CS checker improvements
v22: agd5f:
- final cleanups for release, only allow VM CS on cayman
Signed-off-by: Jerome Glisse <jglisse@redhat.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2012-01-05 20:11:05 -07:00
|
|
|
.ib_execute = &cayman_ring_ib_execute,
|
|
|
|
.ib_parse = &evergreen_ib_parse,
|
2011-11-17 12:57:50 -07:00
|
|
|
.emit_fence = &cayman_fence_ring_emit,
|
2011-10-19 11:02:21 -06:00
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &evergreen_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_test = &r600_ring_test,
|
|
|
|
.ib_test = &r600_ib_test,
|
2012-05-02 07:11:25 -06:00
|
|
|
.is_lockup = &evergreen_gpu_is_lockup,
|
2012-08-08 04:22:43 -06:00
|
|
|
.vm_flush = &cayman_vm_flush,
|
2011-10-19 11:02:21 -06:00
|
|
|
},
|
|
|
|
[CAYMAN_RING_TYPE_CP2_INDEX] = {
|
drm/radeon: GPU virtual memory support v22
Virtual address space are per drm client (opener of /dev/drm).
Client are in charge of virtual address space, they need to
map bo into it by calling DRM_RADEON_GEM_VA ioctl.
First 16M of virtual address space is reserved by the kernel.
Once using 2 level page table we should be able to have a small
vram memory footprint for each pt (there would be one pt for all
gart, one for all vram and then one first level for each virtual
address space).
Plan include using the sub allocator for a common vm page table
area and using memcpy to copy vm page table in & out. Or use
a gart object and copy things in & out using dma.
v2: agd5f fixes:
- Add vram base offset for vram pages. The GPU physical address of a
vram page is FB_OFFSET + page offset. FB_OFFSET is 0 on discrete
cards and the physical bus address of the stolen memory on
integrated chips.
- VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR covers all vmid's >= 1
v3: agd5f:
- integrate with the semaphore/multi-ring stuff
v4:
- rebase on top ttm dma & multi-ring stuff
- userspace is now in charge of the address space
- no more specific cs vm ioctl, instead cs ioctl has a new
chunk
v5:
- properly handle mem == NULL case from move_notify callback
- fix the vm cleanup path
v6:
- fix update of page table to only happen on valid mem placement
v7:
- add tlb flush for each vm context
- add flags to define mapping property (readable, writeable, snooped)
- make ring id implicit from ib->fence->ring, up to each asic callback
to then do ring specific scheduling if vm ib scheduling function
v8:
- add query for ib limit and kernel reserved virtual space
- rename vm->size to max_pfn (maximum number of page)
- update gem_va ioctl to also allow unmap operation
- bump kernel version to allow userspace to query for vm support
v9:
- rebuild page table only when bind and incrementaly depending
on bo referenced by cs and that have been moved
- allow virtual address space to grow
- use sa allocator for vram page table
- return invalid when querying vm limit on non cayman GPU
- dump vm fault register on lockup
v10: agd5f:
- Move the vm schedule_ib callback to a standalone function, remove
the callback and use the existing ib_execute callback for VM IBs.
v11:
- rebase on top of lastest Linus
v12: agd5f:
- remove spurious backslash
- set IB vm_id to 0 in radeon_ib_get()
v13: agd5f:
- fix handling of RADEON_CHUNK_ID_FLAGS
v14:
- fix va destruction
- fix suspend resume
- forbid bo to have several different va in same vm
v15:
- rebase
v16:
- cleanup left over of vm init/fini
v17: agd5f:
- cs checker
v18: agd5f:
- reworks the CS ioctl to better support multiple rings and
VM. Rather than adding a new chunk id for VM, just re-use the
IB chunk id and add a new flags for VM mode. Also define additional
dwords for the flags chunk id to define the what ring we want to use
(gfx, compute, uvd, etc.) and the priority.
v19:
- fix cs fini in weird case of no ib
- semi working flush fix for ni
- rebase on top of sa allocator changes
v20: agd5f:
- further CS ioctl cleanups from Christian's comments
v21: agd5f:
- integrate CS checker improvements
v22: agd5f:
- final cleanups for release, only allow VM CS on cayman
Signed-off-by: Jerome Glisse <jglisse@redhat.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2012-01-05 20:11:05 -07:00
|
|
|
.ib_execute = &cayman_ring_ib_execute,
|
|
|
|
.ib_parse = &evergreen_ib_parse,
|
2011-11-17 12:57:50 -07:00
|
|
|
.emit_fence = &cayman_fence_ring_emit,
|
2011-10-19 11:02:21 -06:00
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
2012-02-23 07:18:44 -07:00
|
|
|
.cs_parse = &evergreen_cs_parse,
|
2012-02-23 15:53:45 -07:00
|
|
|
.ring_test = &r600_ring_test,
|
|
|
|
.ib_test = &r600_ib_test,
|
2012-05-02 07:11:25 -06:00
|
|
|
.is_lockup = &evergreen_gpu_is_lockup,
|
2012-08-08 04:22:43 -06:00
|
|
|
.vm_flush = &cayman_vm_flush,
|
2012-12-04 13:27:33 -07:00
|
|
|
},
|
|
|
|
[R600_RING_TYPE_DMA_INDEX] = {
|
|
|
|
.ib_execute = &cayman_dma_ring_ib_execute,
|
2012-12-13 10:17:38 -07:00
|
|
|
.ib_parse = &evergreen_dma_ib_parse,
|
2012-12-04 13:27:33 -07:00
|
|
|
.emit_fence = &evergreen_dma_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_dma_semaphore_ring_emit,
|
2012-12-13 07:55:45 -07:00
|
|
|
.cs_parse = &evergreen_dma_cs_parse,
|
2012-12-04 13:27:33 -07:00
|
|
|
.ring_test = &r600_dma_ring_test,
|
|
|
|
.ib_test = &r600_dma_ib_test,
|
|
|
|
.is_lockup = &cayman_dma_is_lockup,
|
|
|
|
.vm_flush = &cayman_dma_vm_flush,
|
|
|
|
},
|
|
|
|
[CAYMAN_RING_TYPE_DMA1_INDEX] = {
|
|
|
|
.ib_execute = &cayman_dma_ring_ib_execute,
|
2012-12-13 10:17:38 -07:00
|
|
|
.ib_parse = &evergreen_dma_ib_parse,
|
2012-12-04 13:27:33 -07:00
|
|
|
.emit_fence = &evergreen_dma_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_dma_semaphore_ring_emit,
|
2012-12-13 07:55:45 -07:00
|
|
|
.cs_parse = &evergreen_dma_cs_parse,
|
2012-12-04 13:27:33 -07:00
|
|
|
.ring_test = &r600_dma_ring_test,
|
|
|
|
.ib_test = &r600_dma_ib_test,
|
|
|
|
.is_lockup = &cayman_dma_is_lockup,
|
|
|
|
.vm_flush = &cayman_dma_vm_flush,
|
2011-10-19 11:02:21 -06:00
|
|
|
}
|
|
|
|
},
|
2012-02-23 15:53:43 -07:00
|
|
|
.irq = {
|
|
|
|
.set = &evergreen_irq_set,
|
|
|
|
.process = &evergreen_irq_process,
|
|
|
|
},
|
2012-02-23 15:53:47 -07:00
|
|
|
.display = {
|
|
|
|
.bandwidth_update = &evergreen_bandwidth_update,
|
|
|
|
.get_vblank_counter = &evergreen_get_vblank_counter,
|
|
|
|
.wait_for_vblank = &dce4_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &atombios_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &atombios_get_backlight_level,
|
2012-02-23 15:53:47 -07:00
|
|
|
},
|
2012-02-23 15:53:42 -07:00
|
|
|
.copy = {
|
|
|
|
.blit = &r600_copy_blit,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
2012-12-04 13:27:33 -07:00
|
|
|
.dma = &evergreen_copy_dma,
|
|
|
|
.dma_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-07-20 11:49:49 -06:00
|
|
|
.copy = &evergreen_copy_dma,
|
|
|
|
.copy_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-02-23 15:53:42 -07:00
|
|
|
},
|
2012-02-23 15:53:49 -07:00
|
|
|
.surface = {
|
|
|
|
.set_reg = r600_set_surface_reg,
|
|
|
|
.clear_reg = r600_clear_surface_reg,
|
|
|
|
},
|
2012-02-23 15:53:39 -07:00
|
|
|
.hpd = {
|
|
|
|
.init = &evergreen_hpd_init,
|
|
|
|
.fini = &evergreen_hpd_fini,
|
|
|
|
.sense = &evergreen_hpd_sense,
|
|
|
|
.set_polarity = &evergreen_hpd_set_polarity,
|
|
|
|
},
|
2012-02-23 15:53:41 -07:00
|
|
|
.pm = {
|
|
|
|
.misc = &evergreen_pm_misc,
|
|
|
|
.prepare = &evergreen_pm_prepare,
|
|
|
|
.finish = &evergreen_pm_finish,
|
2012-10-01 17:25:11 -06:00
|
|
|
.init_profile = &btc_pm_init_profile,
|
2012-02-23 15:53:41 -07:00
|
|
|
.get_dynpm_state = &r600_pm_get_dynpm_state,
|
2012-02-23 15:53:48 -07:00
|
|
|
.get_engine_clock = &radeon_atom_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_atom_set_engine_clock,
|
|
|
|
.get_memory_clock = &radeon_atom_get_memory_clock,
|
|
|
|
.set_memory_clock = &radeon_atom_set_memory_clock,
|
|
|
|
.get_pcie_lanes = NULL,
|
|
|
|
.set_pcie_lanes = NULL,
|
|
|
|
.set_clock_gating = NULL,
|
2012-02-23 15:53:41 -07:00
|
|
|
},
|
2012-02-23 15:53:40 -07:00
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &evergreen_pre_page_flip,
|
|
|
|
.page_flip = &evergreen_page_flip,
|
|
|
|
.post_page_flip = &evergreen_post_page_flip,
|
|
|
|
},
|
2011-03-02 18:07:36 -07:00
|
|
|
};
|
|
|
|
|
2012-03-20 15:18:40 -06:00
|
|
|
static struct radeon_asic trinity_asic = {
|
|
|
|
.init = &cayman_init,
|
|
|
|
.fini = &cayman_fini,
|
|
|
|
.suspend = &cayman_suspend,
|
|
|
|
.resume = &cayman_resume,
|
|
|
|
.asic_reset = &cayman_asic_reset,
|
|
|
|
.vga_set_state = &r600_vga_set_state,
|
|
|
|
.ioctl_wait_idle = r600_ioctl_wait_idle,
|
|
|
|
.gui_idle = &r600_gui_idle,
|
|
|
|
.mc_wait_for_idle = &evergreen_mc_wait_for_idle,
|
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &cayman_pcie_gart_tlb_flush,
|
|
|
|
.set_page = &rs600_gart_set_page,
|
|
|
|
},
|
2012-08-06 12:21:10 -06:00
|
|
|
.vm = {
|
|
|
|
.init = &cayman_vm_init,
|
|
|
|
.fini = &cayman_vm_fini,
|
2012-10-22 10:22:39 -06:00
|
|
|
.pt_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-08-06 12:21:10 -06:00
|
|
|
.set_page = &cayman_vm_set_page,
|
|
|
|
},
|
2012-03-20 15:18:40 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
|
|
|
.ib_execute = &cayman_ring_ib_execute,
|
|
|
|
.ib_parse = &evergreen_ib_parse,
|
|
|
|
.emit_fence = &cayman_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
|
|
|
.cs_parse = &evergreen_cs_parse,
|
|
|
|
.ring_test = &r600_ring_test,
|
|
|
|
.ib_test = &r600_ib_test,
|
2012-05-02 07:11:25 -06:00
|
|
|
.is_lockup = &evergreen_gpu_is_lockup,
|
2012-08-08 04:22:43 -06:00
|
|
|
.vm_flush = &cayman_vm_flush,
|
2012-03-20 15:18:40 -06:00
|
|
|
},
|
|
|
|
[CAYMAN_RING_TYPE_CP1_INDEX] = {
|
|
|
|
.ib_execute = &cayman_ring_ib_execute,
|
|
|
|
.ib_parse = &evergreen_ib_parse,
|
|
|
|
.emit_fence = &cayman_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
|
|
|
.cs_parse = &evergreen_cs_parse,
|
|
|
|
.ring_test = &r600_ring_test,
|
|
|
|
.ib_test = &r600_ib_test,
|
2012-05-02 07:11:25 -06:00
|
|
|
.is_lockup = &evergreen_gpu_is_lockup,
|
2012-08-08 04:22:43 -06:00
|
|
|
.vm_flush = &cayman_vm_flush,
|
2012-03-20 15:18:40 -06:00
|
|
|
},
|
|
|
|
[CAYMAN_RING_TYPE_CP2_INDEX] = {
|
|
|
|
.ib_execute = &cayman_ring_ib_execute,
|
|
|
|
.ib_parse = &evergreen_ib_parse,
|
|
|
|
.emit_fence = &cayman_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
|
|
|
.cs_parse = &evergreen_cs_parse,
|
|
|
|
.ring_test = &r600_ring_test,
|
|
|
|
.ib_test = &r600_ib_test,
|
2012-05-02 07:11:25 -06:00
|
|
|
.is_lockup = &evergreen_gpu_is_lockup,
|
2012-08-08 04:22:43 -06:00
|
|
|
.vm_flush = &cayman_vm_flush,
|
2012-12-04 13:27:33 -07:00
|
|
|
},
|
|
|
|
[R600_RING_TYPE_DMA_INDEX] = {
|
|
|
|
.ib_execute = &cayman_dma_ring_ib_execute,
|
2012-12-13 10:17:38 -07:00
|
|
|
.ib_parse = &evergreen_dma_ib_parse,
|
2012-12-04 13:27:33 -07:00
|
|
|
.emit_fence = &evergreen_dma_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_dma_semaphore_ring_emit,
|
2012-12-13 07:55:45 -07:00
|
|
|
.cs_parse = &evergreen_dma_cs_parse,
|
2012-12-04 13:27:33 -07:00
|
|
|
.ring_test = &r600_dma_ring_test,
|
|
|
|
.ib_test = &r600_dma_ib_test,
|
|
|
|
.is_lockup = &cayman_dma_is_lockup,
|
|
|
|
.vm_flush = &cayman_dma_vm_flush,
|
|
|
|
},
|
|
|
|
[CAYMAN_RING_TYPE_DMA1_INDEX] = {
|
|
|
|
.ib_execute = &cayman_dma_ring_ib_execute,
|
2012-12-13 10:17:38 -07:00
|
|
|
.ib_parse = &evergreen_dma_ib_parse,
|
2012-12-04 13:27:33 -07:00
|
|
|
.emit_fence = &evergreen_dma_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_dma_semaphore_ring_emit,
|
2012-12-13 07:55:45 -07:00
|
|
|
.cs_parse = &evergreen_dma_cs_parse,
|
2012-12-04 13:27:33 -07:00
|
|
|
.ring_test = &r600_dma_ring_test,
|
|
|
|
.ib_test = &r600_dma_ib_test,
|
|
|
|
.is_lockup = &cayman_dma_is_lockup,
|
|
|
|
.vm_flush = &cayman_dma_vm_flush,
|
2012-03-20 15:18:40 -06:00
|
|
|
}
|
|
|
|
},
|
|
|
|
.irq = {
|
|
|
|
.set = &evergreen_irq_set,
|
|
|
|
.process = &evergreen_irq_process,
|
|
|
|
},
|
|
|
|
.display = {
|
|
|
|
.bandwidth_update = &dce6_bandwidth_update,
|
|
|
|
.get_vblank_counter = &evergreen_get_vblank_counter,
|
|
|
|
.wait_for_vblank = &dce4_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &atombios_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &atombios_get_backlight_level,
|
2012-03-20 15:18:40 -06:00
|
|
|
},
|
|
|
|
.copy = {
|
|
|
|
.blit = &r600_copy_blit,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
2012-12-04 13:27:33 -07:00
|
|
|
.dma = &evergreen_copy_dma,
|
|
|
|
.dma_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-07-20 11:49:49 -06:00
|
|
|
.copy = &evergreen_copy_dma,
|
|
|
|
.copy_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-03-20 15:18:40 -06:00
|
|
|
},
|
|
|
|
.surface = {
|
|
|
|
.set_reg = r600_set_surface_reg,
|
|
|
|
.clear_reg = r600_clear_surface_reg,
|
|
|
|
},
|
|
|
|
.hpd = {
|
|
|
|
.init = &evergreen_hpd_init,
|
|
|
|
.fini = &evergreen_hpd_fini,
|
|
|
|
.sense = &evergreen_hpd_sense,
|
|
|
|
.set_polarity = &evergreen_hpd_set_polarity,
|
|
|
|
},
|
|
|
|
.pm = {
|
|
|
|
.misc = &evergreen_pm_misc,
|
|
|
|
.prepare = &evergreen_pm_prepare,
|
|
|
|
.finish = &evergreen_pm_finish,
|
|
|
|
.init_profile = &sumo_pm_init_profile,
|
|
|
|
.get_dynpm_state = &r600_pm_get_dynpm_state,
|
|
|
|
.get_engine_clock = &radeon_atom_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_atom_set_engine_clock,
|
|
|
|
.get_memory_clock = NULL,
|
|
|
|
.set_memory_clock = NULL,
|
|
|
|
.get_pcie_lanes = NULL,
|
|
|
|
.set_pcie_lanes = NULL,
|
|
|
|
.set_clock_gating = NULL,
|
|
|
|
},
|
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &evergreen_pre_page_flip,
|
|
|
|
.page_flip = &evergreen_page_flip,
|
|
|
|
.post_page_flip = &evergreen_post_page_flip,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2012-03-20 15:18:25 -06:00
|
|
|
static struct radeon_asic si_asic = {
|
|
|
|
.init = &si_init,
|
|
|
|
.fini = &si_fini,
|
|
|
|
.suspend = &si_suspend,
|
|
|
|
.resume = &si_resume,
|
|
|
|
.asic_reset = &si_asic_reset,
|
|
|
|
.vga_set_state = &r600_vga_set_state,
|
|
|
|
.ioctl_wait_idle = r600_ioctl_wait_idle,
|
|
|
|
.gui_idle = &r600_gui_idle,
|
|
|
|
.mc_wait_for_idle = &evergreen_mc_wait_for_idle,
|
|
|
|
.gart = {
|
|
|
|
.tlb_flush = &si_pcie_gart_tlb_flush,
|
|
|
|
.set_page = &rs600_gart_set_page,
|
|
|
|
},
|
2012-08-06 12:21:10 -06:00
|
|
|
.vm = {
|
|
|
|
.init = &si_vm_init,
|
|
|
|
.fini = &si_vm_fini,
|
2012-10-22 10:34:39 -06:00
|
|
|
.pt_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-10-02 12:47:46 -06:00
|
|
|
.set_page = &si_vm_set_page,
|
2012-08-06 12:21:10 -06:00
|
|
|
},
|
2012-03-20 15:18:25 -06:00
|
|
|
.ring = {
|
|
|
|
[RADEON_RING_TYPE_GFX_INDEX] = {
|
|
|
|
.ib_execute = &si_ring_ib_execute,
|
|
|
|
.ib_parse = &si_ib_parse,
|
|
|
|
.emit_fence = &si_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
|
|
|
.cs_parse = NULL,
|
|
|
|
.ring_test = &r600_ring_test,
|
|
|
|
.ib_test = &r600_ib_test,
|
2012-05-02 07:11:09 -06:00
|
|
|
.is_lockup = &si_gpu_is_lockup,
|
2012-08-09 08:21:08 -06:00
|
|
|
.vm_flush = &si_vm_flush,
|
2012-03-20 15:18:25 -06:00
|
|
|
},
|
|
|
|
[CAYMAN_RING_TYPE_CP1_INDEX] = {
|
|
|
|
.ib_execute = &si_ring_ib_execute,
|
|
|
|
.ib_parse = &si_ib_parse,
|
|
|
|
.emit_fence = &si_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
|
|
|
.cs_parse = NULL,
|
|
|
|
.ring_test = &r600_ring_test,
|
|
|
|
.ib_test = &r600_ib_test,
|
2012-05-02 07:11:09 -06:00
|
|
|
.is_lockup = &si_gpu_is_lockup,
|
2012-08-09 08:21:08 -06:00
|
|
|
.vm_flush = &si_vm_flush,
|
2012-03-20 15:18:25 -06:00
|
|
|
},
|
|
|
|
[CAYMAN_RING_TYPE_CP2_INDEX] = {
|
|
|
|
.ib_execute = &si_ring_ib_execute,
|
|
|
|
.ib_parse = &si_ib_parse,
|
|
|
|
.emit_fence = &si_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_semaphore_ring_emit,
|
|
|
|
.cs_parse = NULL,
|
|
|
|
.ring_test = &r600_ring_test,
|
|
|
|
.ib_test = &r600_ib_test,
|
2012-05-02 07:11:09 -06:00
|
|
|
.is_lockup = &si_gpu_is_lockup,
|
2012-08-09 08:21:08 -06:00
|
|
|
.vm_flush = &si_vm_flush,
|
2012-12-04 13:28:18 -07:00
|
|
|
},
|
|
|
|
[R600_RING_TYPE_DMA_INDEX] = {
|
|
|
|
.ib_execute = &cayman_dma_ring_ib_execute,
|
2012-12-13 10:17:38 -07:00
|
|
|
.ib_parse = &evergreen_dma_ib_parse,
|
2012-12-04 13:28:18 -07:00
|
|
|
.emit_fence = &evergreen_dma_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_dma_semaphore_ring_emit,
|
|
|
|
.cs_parse = NULL,
|
|
|
|
.ring_test = &r600_dma_ring_test,
|
|
|
|
.ib_test = &r600_dma_ib_test,
|
|
|
|
.is_lockup = &cayman_dma_is_lockup,
|
|
|
|
.vm_flush = &si_dma_vm_flush,
|
|
|
|
},
|
|
|
|
[CAYMAN_RING_TYPE_DMA1_INDEX] = {
|
|
|
|
.ib_execute = &cayman_dma_ring_ib_execute,
|
2012-12-13 10:17:38 -07:00
|
|
|
.ib_parse = &evergreen_dma_ib_parse,
|
2012-12-04 13:28:18 -07:00
|
|
|
.emit_fence = &evergreen_dma_fence_ring_emit,
|
|
|
|
.emit_semaphore = &r600_dma_semaphore_ring_emit,
|
|
|
|
.cs_parse = NULL,
|
|
|
|
.ring_test = &r600_dma_ring_test,
|
|
|
|
.ib_test = &r600_dma_ib_test,
|
|
|
|
.is_lockup = &cayman_dma_is_lockup,
|
|
|
|
.vm_flush = &si_dma_vm_flush,
|
2012-03-20 15:18:25 -06:00
|
|
|
}
|
|
|
|
},
|
|
|
|
.irq = {
|
|
|
|
.set = &si_irq_set,
|
|
|
|
.process = &si_irq_process,
|
|
|
|
},
|
|
|
|
.display = {
|
|
|
|
.bandwidth_update = &dce6_bandwidth_update,
|
|
|
|
.get_vblank_counter = &evergreen_get_vblank_counter,
|
|
|
|
.wait_for_vblank = &dce4_wait_for_vblank,
|
2012-08-03 09:39:43 -06:00
|
|
|
.set_backlight_level = &atombios_set_backlight_level,
|
2012-09-14 07:59:26 -06:00
|
|
|
.get_backlight_level = &atombios_get_backlight_level,
|
2012-03-20 15:18:25 -06:00
|
|
|
},
|
|
|
|
.copy = {
|
|
|
|
.blit = NULL,
|
|
|
|
.blit_ring_index = RADEON_RING_TYPE_GFX_INDEX,
|
2012-12-04 13:28:18 -07:00
|
|
|
.dma = &si_copy_dma,
|
|
|
|
.dma_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-07-20 11:49:49 -06:00
|
|
|
.copy = &si_copy_dma,
|
|
|
|
.copy_ring_index = R600_RING_TYPE_DMA_INDEX,
|
2012-03-20 15:18:25 -06:00
|
|
|
},
|
|
|
|
.surface = {
|
|
|
|
.set_reg = r600_set_surface_reg,
|
|
|
|
.clear_reg = r600_clear_surface_reg,
|
|
|
|
},
|
|
|
|
.hpd = {
|
|
|
|
.init = &evergreen_hpd_init,
|
|
|
|
.fini = &evergreen_hpd_fini,
|
|
|
|
.sense = &evergreen_hpd_sense,
|
|
|
|
.set_polarity = &evergreen_hpd_set_polarity,
|
|
|
|
},
|
|
|
|
.pm = {
|
|
|
|
.misc = &evergreen_pm_misc,
|
|
|
|
.prepare = &evergreen_pm_prepare,
|
|
|
|
.finish = &evergreen_pm_finish,
|
|
|
|
.init_profile = &sumo_pm_init_profile,
|
|
|
|
.get_dynpm_state = &r600_pm_get_dynpm_state,
|
|
|
|
.get_engine_clock = &radeon_atom_get_engine_clock,
|
|
|
|
.set_engine_clock = &radeon_atom_set_engine_clock,
|
|
|
|
.get_memory_clock = &radeon_atom_get_memory_clock,
|
|
|
|
.set_memory_clock = &radeon_atom_set_memory_clock,
|
|
|
|
.get_pcie_lanes = NULL,
|
|
|
|
.set_pcie_lanes = NULL,
|
|
|
|
.set_clock_gating = NULL,
|
|
|
|
},
|
|
|
|
.pflip = {
|
|
|
|
.pre_page_flip = &evergreen_pre_page_flip,
|
|
|
|
.page_flip = &evergreen_page_flip,
|
|
|
|
.post_page_flip = &evergreen_post_page_flip,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2012-07-17 12:02:36 -06:00
|
|
|
/**
|
|
|
|
* radeon_asic_init - register asic specific callbacks
|
|
|
|
*
|
|
|
|
* @rdev: radeon device pointer
|
|
|
|
*
|
|
|
|
* Registers the appropriate asic specific callbacks for each
|
|
|
|
* chip family. Also sets other asics specific info like the number
|
|
|
|
* of crtcs and the register aperture accessors (all asics).
|
|
|
|
* Returns 0 for success.
|
|
|
|
*/
|
2010-03-11 14:19:14 -07:00
|
|
|
int radeon_asic_init(struct radeon_device *rdev)
|
|
|
|
{
|
|
|
|
radeon_register_accessor_init(rdev);
|
2011-06-16 12:14:22 -06:00
|
|
|
|
|
|
|
/* set the number of crtcs */
|
|
|
|
if (rdev->flags & RADEON_SINGLE_CRTC)
|
|
|
|
rdev->num_crtc = 1;
|
|
|
|
else
|
|
|
|
rdev->num_crtc = 2;
|
|
|
|
|
2010-03-11 14:19:14 -07:00
|
|
|
switch (rdev->family) {
|
|
|
|
case CHIP_R100:
|
|
|
|
case CHIP_RV100:
|
|
|
|
case CHIP_RS100:
|
|
|
|
case CHIP_RV200:
|
|
|
|
case CHIP_RS200:
|
|
|
|
rdev->asic = &r100_asic;
|
|
|
|
break;
|
|
|
|
case CHIP_R200:
|
|
|
|
case CHIP_RV250:
|
|
|
|
case CHIP_RS300:
|
|
|
|
case CHIP_RV280:
|
|
|
|
rdev->asic = &r200_asic;
|
|
|
|
break;
|
|
|
|
case CHIP_R300:
|
|
|
|
case CHIP_R350:
|
|
|
|
case CHIP_RV350:
|
|
|
|
case CHIP_RV380:
|
|
|
|
if (rdev->flags & RADEON_IS_PCIE)
|
|
|
|
rdev->asic = &r300_asic_pcie;
|
|
|
|
else
|
|
|
|
rdev->asic = &r300_asic;
|
|
|
|
break;
|
|
|
|
case CHIP_R420:
|
|
|
|
case CHIP_R423:
|
|
|
|
case CHIP_RV410:
|
|
|
|
rdev->asic = &r420_asic;
|
2010-06-22 19:58:26 -06:00
|
|
|
/* handle macs */
|
|
|
|
if (rdev->bios == NULL) {
|
2012-02-23 15:53:48 -07:00
|
|
|
rdev->asic->pm.get_engine_clock = &radeon_legacy_get_engine_clock;
|
|
|
|
rdev->asic->pm.set_engine_clock = &radeon_legacy_set_engine_clock;
|
|
|
|
rdev->asic->pm.get_memory_clock = &radeon_legacy_get_memory_clock;
|
|
|
|
rdev->asic->pm.set_memory_clock = NULL;
|
2012-08-03 09:39:43 -06:00
|
|
|
rdev->asic->display.set_backlight_level = &radeon_legacy_set_backlight_level;
|
2010-06-22 19:58:26 -06:00
|
|
|
}
|
2010-03-11 14:19:14 -07:00
|
|
|
break;
|
|
|
|
case CHIP_RS400:
|
|
|
|
case CHIP_RS480:
|
|
|
|
rdev->asic = &rs400_asic;
|
|
|
|
break;
|
|
|
|
case CHIP_RS600:
|
|
|
|
rdev->asic = &rs600_asic;
|
|
|
|
break;
|
|
|
|
case CHIP_RS690:
|
|
|
|
case CHIP_RS740:
|
|
|
|
rdev->asic = &rs690_asic;
|
|
|
|
break;
|
|
|
|
case CHIP_RV515:
|
|
|
|
rdev->asic = &rv515_asic;
|
|
|
|
break;
|
|
|
|
case CHIP_R520:
|
|
|
|
case CHIP_RV530:
|
|
|
|
case CHIP_RV560:
|
|
|
|
case CHIP_RV570:
|
|
|
|
case CHIP_R580:
|
|
|
|
rdev->asic = &r520_asic;
|
|
|
|
break;
|
|
|
|
case CHIP_R600:
|
|
|
|
case CHIP_RV610:
|
|
|
|
case CHIP_RV630:
|
|
|
|
case CHIP_RV620:
|
|
|
|
case CHIP_RV635:
|
|
|
|
case CHIP_RV670:
|
2010-03-16 18:54:38 -06:00
|
|
|
rdev->asic = &r600_asic;
|
|
|
|
break;
|
2010-03-11 14:19:14 -07:00
|
|
|
case CHIP_RS780:
|
|
|
|
case CHIP_RS880:
|
2010-03-16 18:54:38 -06:00
|
|
|
rdev->asic = &rs780_asic;
|
2010-03-11 14:19:14 -07:00
|
|
|
break;
|
|
|
|
case CHIP_RV770:
|
|
|
|
case CHIP_RV730:
|
|
|
|
case CHIP_RV710:
|
|
|
|
case CHIP_RV740:
|
|
|
|
rdev->asic = &rv770_asic;
|
|
|
|
break;
|
|
|
|
case CHIP_CEDAR:
|
|
|
|
case CHIP_REDWOOD:
|
|
|
|
case CHIP_JUNIPER:
|
|
|
|
case CHIP_CYPRESS:
|
|
|
|
case CHIP_HEMLOCK:
|
2011-06-16 12:14:22 -06:00
|
|
|
/* set num crtcs */
|
|
|
|
if (rdev->family == CHIP_CEDAR)
|
|
|
|
rdev->num_crtc = 4;
|
|
|
|
else
|
|
|
|
rdev->num_crtc = 6;
|
2010-03-11 14:19:14 -07:00
|
|
|
rdev->asic = &evergreen_asic;
|
|
|
|
break;
|
2010-11-22 15:56:30 -07:00
|
|
|
case CHIP_PALM:
|
2011-05-31 13:42:47 -06:00
|
|
|
case CHIP_SUMO:
|
|
|
|
case CHIP_SUMO2:
|
2010-11-22 15:56:30 -07:00
|
|
|
rdev->asic = &sumo_asic;
|
|
|
|
break;
|
2011-01-06 19:19:33 -07:00
|
|
|
case CHIP_BARTS:
|
|
|
|
case CHIP_TURKS:
|
|
|
|
case CHIP_CAICOS:
|
2011-06-16 12:14:22 -06:00
|
|
|
/* set num crtcs */
|
|
|
|
if (rdev->family == CHIP_CAICOS)
|
|
|
|
rdev->num_crtc = 4;
|
|
|
|
else
|
|
|
|
rdev->num_crtc = 6;
|
2011-01-06 19:19:33 -07:00
|
|
|
rdev->asic = &btc_asic;
|
|
|
|
break;
|
2011-03-02 18:07:36 -07:00
|
|
|
case CHIP_CAYMAN:
|
|
|
|
rdev->asic = &cayman_asic;
|
2011-06-16 12:14:22 -06:00
|
|
|
/* set num crtcs */
|
|
|
|
rdev->num_crtc = 6;
|
2011-03-02 18:07:36 -07:00
|
|
|
break;
|
2012-03-20 15:18:40 -06:00
|
|
|
case CHIP_ARUBA:
|
|
|
|
rdev->asic = &trinity_asic;
|
|
|
|
/* set num crtcs */
|
|
|
|
rdev->num_crtc = 4;
|
|
|
|
break;
|
2012-03-20 15:18:25 -06:00
|
|
|
case CHIP_TAHITI:
|
|
|
|
case CHIP_PITCAIRN:
|
|
|
|
case CHIP_VERDE:
|
|
|
|
rdev->asic = &si_asic;
|
|
|
|
/* set num crtcs */
|
|
|
|
rdev->num_crtc = 6;
|
|
|
|
break;
|
2010-03-11 14:19:14 -07:00
|
|
|
default:
|
|
|
|
/* FIXME: not supported yet */
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (rdev->flags & RADEON_IS_IGP) {
|
2012-02-23 15:53:48 -07:00
|
|
|
rdev->asic->pm.get_memory_clock = NULL;
|
|
|
|
rdev->asic->pm.set_memory_clock = NULL;
|
2010-03-11 14:19:14 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|