2017-08-16 07:53:25 -06:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
|
|
/*
|
|
|
|
* Copyright (C) 2015-2016 Freescale Semiconductor, Inc.
|
|
|
|
* Copyright (C) 2017 NXP
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __DT_BINDINGS_CLOCK_S32V234_H
|
|
|
|
#define __DT_BINDINGS_CLOCK_S32V234_H
|
|
|
|
|
|
|
|
#define S32V234_CLK_DUMMY 0
|
|
|
|
#define S32V234_CLK_FXOSC 1
|
|
|
|
#define S32V234_CLK_FIRC 2
|
|
|
|
/* PERIPH PLL */
|
|
|
|
#define S32V234_CLK_PERIPHPLL_SRC_SEL 3
|
|
|
|
#define S32V234_CLK_PERIPHPLL_VCO 4
|
|
|
|
#define S32V234_CLK_PERIPHPLL_PHI0 5
|
|
|
|
#define S32V234_CLK_PERIPHPLL_PHI0_DIV3 6
|
|
|
|
#define S32V234_CLK_PERIPHPLL_PHI0_DIV5 7
|
|
|
|
#define S32V234_CLK_PERIPHPLL_PHI1 8
|
2015-06-08 09:55:18 -06:00
|
|
|
/* LINFlexD Clock */
|
|
|
|
#define S32V234_CLK_LIN 9
|
|
|
|
#define S32V234_CLK_LIN_SEL 10
|
|
|
|
#define S32V234_CLK_LIN_IPG 11
|
2015-06-08 09:55:18 -06:00
|
|
|
/* SDHC Clock */
|
|
|
|
#define S32V234_CLK_SDHC 12
|
|
|
|
#define S32V234_CLK_SDHC_SEL 13
|
2019-11-07 09:26:58 -07:00
|
|
|
/* ENET PLL */
|
|
|
|
#define S32V234_CLK_ENETPLL_SRC_SEL 14
|
|
|
|
#define S32V234_CLK_ENETPLL_VCO 15
|
|
|
|
#define S32V234_CLK_ENETPLL_PHI0 16
|
|
|
|
#define S32V234_CLK_ENETPLL_PHI1 17
|
|
|
|
#define S32V234_CLK_ENETPLL_DFS0 18
|
|
|
|
#define S32V234_CLK_ENETPLL_DFS1 19
|
|
|
|
#define S32V234_CLK_ENETPLL_DFS2 20
|
|
|
|
#define S32V234_CLK_ENETPLL_DFS3 21
|
|
|
|
/* System Clock */
|
|
|
|
#define S32V234_CLK_SYS_SEL 22
|
|
|
|
#define S32V234_CLK_SYS3 23
|
|
|
|
#define S32V234_CLK_SYS6 24
|
|
|
|
#define S32V234_CLK_SYS6_DIV2 25
|
|
|
|
/* ENET Clock */
|
|
|
|
#define S32V234_CLK_ENET_TIME_DIV 26
|
|
|
|
#define S32V234_CLK_ENET_TIME_SEL 27
|
|
|
|
#define S32V234_CLK_ENET_DIV 28
|
|
|
|
#define S32V234_CLK_ENET_SEL 29
|
|
|
|
|
|
|
|
#define S32V234_CLK_ENET 30
|
|
|
|
#define S32V234_CLK_ENET_TIME 31
|
|
|
|
|
|
|
|
/* ARM PLL */
|
|
|
|
#define S32V234_CLK_ARMPLL_SRC_SEL 32
|
|
|
|
#define S32V234_CLK_ARMPLL_VCO 33
|
|
|
|
#define S32V234_CLK_ARMPLL_PHI0 34
|
|
|
|
#define S32V234_CLK_ARMPLL_PHI1 35
|
|
|
|
#define S32V234_CLK_ARMPLL_DFS0 35
|
|
|
|
#define S32V234_CLK_ARMPLL_DFS1 36
|
|
|
|
#define S32V234_CLK_ARMPLL_DFS2 37
|
|
|
|
|
2015-06-08 09:55:18 -06:00
|
|
|
/* CAN Clock */
|
|
|
|
#define S32V234_CLK_CAN 38
|
|
|
|
#define S32V234_CLK_CAN_SEL 39
|
|
|
|
|
|
|
|
#define S32V234_CLK_END 40
|
2017-08-16 07:53:25 -06:00
|
|
|
|
|
|
|
#endif /* __DT_BINDINGS_CLOCK_S32V234_H */
|