2011-11-17 07:25:09 -07:00
|
|
|
/*
|
2012-03-14 03:36:14 -06:00
|
|
|
* Atheros AR724X PCI host controller driver
|
2011-11-17 07:25:09 -07:00
|
|
|
*
|
|
|
|
* Copyright (C) 2011 René Bolldorf <xsecute@googlemail.com>
|
2012-03-14 03:36:14 -06:00
|
|
|
* Copyright (C) 2009-2011 Gabor Juhos <juhosg@openwrt.org>
|
2011-11-17 07:25:09 -07:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License version 2 as published
|
|
|
|
* by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
|
2012-03-14 03:36:07 -06:00
|
|
|
#include <linux/irq.h>
|
2011-11-17 07:25:09 -07:00
|
|
|
#include <linux/pci.h>
|
2012-03-14 03:36:05 -06:00
|
|
|
#include <asm/mach-ath79/ath79.h>
|
2012-03-14 03:36:07 -06:00
|
|
|
#include <asm/mach-ath79/ar71xx_regs.h>
|
2012-03-14 03:29:23 -06:00
|
|
|
#include <asm/mach-ath79/pci.h>
|
2011-11-17 07:25:09 -07:00
|
|
|
|
2012-03-14 03:29:27 -06:00
|
|
|
#define AR724X_PCI_CFG_BASE 0x14000000
|
|
|
|
#define AR724X_PCI_CFG_SIZE 0x1000
|
2012-03-14 03:36:07 -06:00
|
|
|
#define AR724X_PCI_CTRL_BASE (AR71XX_APB_BASE + 0x000f0000)
|
|
|
|
#define AR724X_PCI_CTRL_SIZE 0x100
|
|
|
|
|
2012-03-14 03:29:26 -06:00
|
|
|
#define AR724X_PCI_MEM_BASE 0x10000000
|
2013-01-29 01:27:03 -07:00
|
|
|
#define AR724X_PCI_MEM_SIZE 0x04000000
|
2011-11-17 07:25:09 -07:00
|
|
|
|
2012-08-23 07:35:26 -06:00
|
|
|
#define AR724X_PCI_REG_RESET 0x18
|
2012-03-14 03:36:07 -06:00
|
|
|
#define AR724X_PCI_REG_INT_STATUS 0x4c
|
|
|
|
#define AR724X_PCI_REG_INT_MASK 0x50
|
|
|
|
|
2012-08-23 07:35:26 -06:00
|
|
|
#define AR724X_PCI_RESET_LINK_UP BIT(0)
|
|
|
|
|
2012-03-14 03:36:07 -06:00
|
|
|
#define AR724X_PCI_INT_DEV0 BIT(14)
|
|
|
|
|
|
|
|
#define AR724X_PCI_IRQ_COUNT 1
|
|
|
|
|
2012-03-14 03:36:05 -06:00
|
|
|
#define AR7240_BAR0_WAR_VALUE 0xffff
|
|
|
|
|
2012-03-14 03:29:26 -06:00
|
|
|
static DEFINE_SPINLOCK(ar724x_pci_lock);
|
2012-03-14 03:29:27 -06:00
|
|
|
static void __iomem *ar724x_pci_devcfg_base;
|
2012-03-14 03:36:07 -06:00
|
|
|
static void __iomem *ar724x_pci_ctrl_base;
|
2011-11-17 07:25:09 -07:00
|
|
|
|
2012-03-14 03:36:05 -06:00
|
|
|
static u32 ar724x_pci_bar0_value;
|
|
|
|
static bool ar724x_pci_bar0_is_cached;
|
2012-08-23 07:35:26 -06:00
|
|
|
static bool ar724x_pci_link_up;
|
|
|
|
|
|
|
|
static inline bool ar724x_pci_check_link(void)
|
|
|
|
{
|
|
|
|
u32 reset;
|
|
|
|
|
|
|
|
reset = __raw_readl(ar724x_pci_ctrl_base + AR724X_PCI_REG_RESET);
|
|
|
|
return reset & AR724X_PCI_RESET_LINK_UP;
|
|
|
|
}
|
2012-03-14 03:36:05 -06:00
|
|
|
|
2012-03-14 03:29:26 -06:00
|
|
|
static int ar724x_pci_read(struct pci_bus *bus, unsigned int devfn, int where,
|
2011-11-17 07:25:09 -07:00
|
|
|
int size, uint32_t *value)
|
|
|
|
{
|
2012-03-14 03:36:04 -06:00
|
|
|
unsigned long flags;
|
2012-03-14 03:29:27 -06:00
|
|
|
void __iomem *base;
|
2012-03-14 03:36:04 -06:00
|
|
|
u32 data;
|
2011-11-17 07:25:09 -07:00
|
|
|
|
2012-08-23 07:35:26 -06:00
|
|
|
if (!ar724x_pci_link_up)
|
|
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
|
|
|
2011-11-17 07:25:09 -07:00
|
|
|
if (devfn)
|
|
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
|
|
|
2012-03-14 03:29:27 -06:00
|
|
|
base = ar724x_pci_devcfg_base;
|
|
|
|
|
2012-03-14 03:29:26 -06:00
|
|
|
spin_lock_irqsave(&ar724x_pci_lock, flags);
|
2012-03-14 03:36:04 -06:00
|
|
|
data = __raw_readl(base + (where & ~3));
|
2011-11-17 07:25:09 -07:00
|
|
|
|
|
|
|
switch (size) {
|
|
|
|
case 1:
|
2012-03-14 03:36:04 -06:00
|
|
|
if (where & 1)
|
|
|
|
data >>= 8;
|
|
|
|
if (where & 2)
|
|
|
|
data >>= 16;
|
|
|
|
data &= 0xff;
|
2011-11-17 07:25:09 -07:00
|
|
|
break;
|
|
|
|
case 2:
|
2012-03-14 03:36:04 -06:00
|
|
|
if (where & 2)
|
|
|
|
data >>= 16;
|
|
|
|
data &= 0xffff;
|
2011-11-17 07:25:09 -07:00
|
|
|
break;
|
|
|
|
case 4:
|
|
|
|
break;
|
|
|
|
default:
|
2012-03-14 03:29:26 -06:00
|
|
|
spin_unlock_irqrestore(&ar724x_pci_lock, flags);
|
2011-11-17 07:25:09 -07:00
|
|
|
|
|
|
|
return PCIBIOS_BAD_REGISTER_NUMBER;
|
|
|
|
}
|
|
|
|
|
2012-03-14 03:29:26 -06:00
|
|
|
spin_unlock_irqrestore(&ar724x_pci_lock, flags);
|
2012-03-14 03:36:05 -06:00
|
|
|
|
|
|
|
if (where == PCI_BASE_ADDRESS_0 && size == 4 &&
|
|
|
|
ar724x_pci_bar0_is_cached) {
|
|
|
|
/* use the cached value */
|
|
|
|
*value = ar724x_pci_bar0_value;
|
|
|
|
} else {
|
|
|
|
*value = data;
|
|
|
|
}
|
2011-11-17 07:25:09 -07:00
|
|
|
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
|
|
}
|
|
|
|
|
2012-03-14 03:29:26 -06:00
|
|
|
static int ar724x_pci_write(struct pci_bus *bus, unsigned int devfn, int where,
|
2011-11-17 07:25:09 -07:00
|
|
|
int size, uint32_t value)
|
|
|
|
{
|
2012-03-14 03:36:04 -06:00
|
|
|
unsigned long flags;
|
2012-03-14 03:29:27 -06:00
|
|
|
void __iomem *base;
|
2012-03-14 03:36:04 -06:00
|
|
|
u32 data;
|
|
|
|
int s;
|
2011-11-17 07:25:09 -07:00
|
|
|
|
2012-08-23 07:35:26 -06:00
|
|
|
if (!ar724x_pci_link_up)
|
|
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
|
|
|
2011-11-17 07:25:09 -07:00
|
|
|
if (devfn)
|
|
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
|
|
|
2012-03-14 03:36:05 -06:00
|
|
|
if (soc_is_ar7240() && where == PCI_BASE_ADDRESS_0 && size == 4) {
|
|
|
|
if (value != 0xffffffff) {
|
|
|
|
/*
|
|
|
|
* WAR for a hw issue. If the BAR0 register of the
|
|
|
|
* device is set to the proper base address, the
|
|
|
|
* memory space of the device is not accessible.
|
|
|
|
*
|
|
|
|
* Cache the intended value so it can be read back,
|
|
|
|
* and write a SoC specific constant value to the
|
|
|
|
* BAR0 register in order to make the device memory
|
|
|
|
* accessible.
|
|
|
|
*/
|
|
|
|
ar724x_pci_bar0_is_cached = true;
|
|
|
|
ar724x_pci_bar0_value = value;
|
|
|
|
|
|
|
|
value = AR7240_BAR0_WAR_VALUE;
|
|
|
|
} else {
|
|
|
|
ar724x_pci_bar0_is_cached = false;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-03-14 03:29:27 -06:00
|
|
|
base = ar724x_pci_devcfg_base;
|
|
|
|
|
2012-03-14 03:29:26 -06:00
|
|
|
spin_lock_irqsave(&ar724x_pci_lock, flags);
|
2012-03-14 03:36:04 -06:00
|
|
|
data = __raw_readl(base + (where & ~3));
|
2011-11-17 07:25:09 -07:00
|
|
|
|
|
|
|
switch (size) {
|
|
|
|
case 1:
|
2012-03-14 03:36:04 -06:00
|
|
|
s = ((where & 3) * 8);
|
|
|
|
data &= ~(0xff << s);
|
|
|
|
data |= ((value & 0xff) << s);
|
2011-11-17 07:25:09 -07:00
|
|
|
break;
|
|
|
|
case 2:
|
2012-03-14 03:36:04 -06:00
|
|
|
s = ((where & 2) * 8);
|
|
|
|
data &= ~(0xffff << s);
|
|
|
|
data |= ((value & 0xffff) << s);
|
2011-11-17 07:25:09 -07:00
|
|
|
break;
|
|
|
|
case 4:
|
2012-03-14 03:36:04 -06:00
|
|
|
data = value;
|
2011-11-17 07:25:09 -07:00
|
|
|
break;
|
|
|
|
default:
|
2012-03-14 03:29:26 -06:00
|
|
|
spin_unlock_irqrestore(&ar724x_pci_lock, flags);
|
2011-11-17 07:25:09 -07:00
|
|
|
|
|
|
|
return PCIBIOS_BAD_REGISTER_NUMBER;
|
|
|
|
}
|
|
|
|
|
2012-03-14 03:36:04 -06:00
|
|
|
__raw_writel(data, base + (where & ~3));
|
|
|
|
/* flush write */
|
|
|
|
__raw_readl(base + (where & ~3));
|
2012-03-14 03:29:26 -06:00
|
|
|
spin_unlock_irqrestore(&ar724x_pci_lock, flags);
|
2011-11-17 07:25:09 -07:00
|
|
|
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
|
|
}
|
|
|
|
|
2012-03-14 03:29:26 -06:00
|
|
|
static struct pci_ops ar724x_pci_ops = {
|
|
|
|
.read = ar724x_pci_read,
|
|
|
|
.write = ar724x_pci_write,
|
2011-11-17 07:25:09 -07:00
|
|
|
};
|
|
|
|
|
2012-03-14 03:29:26 -06:00
|
|
|
static struct resource ar724x_io_resource = {
|
2011-11-17 07:25:09 -07:00
|
|
|
.name = "PCI IO space",
|
|
|
|
.start = 0,
|
|
|
|
.end = 0,
|
|
|
|
.flags = IORESOURCE_IO,
|
|
|
|
};
|
|
|
|
|
2012-03-14 03:29:26 -06:00
|
|
|
static struct resource ar724x_mem_resource = {
|
2011-11-17 07:25:09 -07:00
|
|
|
.name = "PCI memory space",
|
2012-03-14 03:29:26 -06:00
|
|
|
.start = AR724X_PCI_MEM_BASE,
|
|
|
|
.end = AR724X_PCI_MEM_BASE + AR724X_PCI_MEM_SIZE - 1,
|
2011-11-17 07:25:09 -07:00
|
|
|
.flags = IORESOURCE_MEM,
|
|
|
|
};
|
|
|
|
|
2012-03-14 03:29:26 -06:00
|
|
|
static struct pci_controller ar724x_pci_controller = {
|
|
|
|
.pci_ops = &ar724x_pci_ops,
|
|
|
|
.io_resource = &ar724x_io_resource,
|
|
|
|
.mem_resource = &ar724x_mem_resource,
|
2011-11-17 07:25:09 -07:00
|
|
|
};
|
|
|
|
|
2012-03-14 03:36:07 -06:00
|
|
|
static void ar724x_pci_irq_handler(unsigned int irq, struct irq_desc *desc)
|
|
|
|
{
|
|
|
|
void __iomem *base;
|
|
|
|
u32 pending;
|
|
|
|
|
|
|
|
base = ar724x_pci_ctrl_base;
|
|
|
|
|
|
|
|
pending = __raw_readl(base + AR724X_PCI_REG_INT_STATUS) &
|
|
|
|
__raw_readl(base + AR724X_PCI_REG_INT_MASK);
|
|
|
|
|
|
|
|
if (pending & AR724X_PCI_INT_DEV0)
|
|
|
|
generic_handle_irq(ATH79_PCI_IRQ(0));
|
|
|
|
|
|
|
|
else
|
|
|
|
spurious_interrupt();
|
|
|
|
}
|
|
|
|
|
|
|
|
static void ar724x_pci_irq_unmask(struct irq_data *d)
|
|
|
|
{
|
|
|
|
void __iomem *base;
|
|
|
|
u32 t;
|
|
|
|
|
|
|
|
base = ar724x_pci_ctrl_base;
|
|
|
|
|
|
|
|
switch (d->irq) {
|
|
|
|
case ATH79_PCI_IRQ(0):
|
|
|
|
t = __raw_readl(base + AR724X_PCI_REG_INT_MASK);
|
|
|
|
__raw_writel(t | AR724X_PCI_INT_DEV0,
|
|
|
|
base + AR724X_PCI_REG_INT_MASK);
|
|
|
|
/* flush write */
|
|
|
|
__raw_readl(base + AR724X_PCI_REG_INT_MASK);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void ar724x_pci_irq_mask(struct irq_data *d)
|
|
|
|
{
|
|
|
|
void __iomem *base;
|
|
|
|
u32 t;
|
|
|
|
|
|
|
|
base = ar724x_pci_ctrl_base;
|
|
|
|
|
|
|
|
switch (d->irq) {
|
|
|
|
case ATH79_PCI_IRQ(0):
|
|
|
|
t = __raw_readl(base + AR724X_PCI_REG_INT_MASK);
|
|
|
|
__raw_writel(t & ~AR724X_PCI_INT_DEV0,
|
|
|
|
base + AR724X_PCI_REG_INT_MASK);
|
|
|
|
|
|
|
|
/* flush write */
|
|
|
|
__raw_readl(base + AR724X_PCI_REG_INT_MASK);
|
|
|
|
|
|
|
|
t = __raw_readl(base + AR724X_PCI_REG_INT_STATUS);
|
|
|
|
__raw_writel(t | AR724X_PCI_INT_DEV0,
|
|
|
|
base + AR724X_PCI_REG_INT_STATUS);
|
|
|
|
|
|
|
|
/* flush write */
|
|
|
|
__raw_readl(base + AR724X_PCI_REG_INT_STATUS);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct irq_chip ar724x_pci_irq_chip = {
|
|
|
|
.name = "AR724X PCI ",
|
|
|
|
.irq_mask = ar724x_pci_irq_mask,
|
|
|
|
.irq_unmask = ar724x_pci_irq_unmask,
|
|
|
|
.irq_mask_ack = ar724x_pci_irq_mask,
|
|
|
|
};
|
|
|
|
|
|
|
|
static void __init ar724x_pci_irq_init(int irq)
|
|
|
|
{
|
|
|
|
void __iomem *base;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
base = ar724x_pci_ctrl_base;
|
|
|
|
|
|
|
|
__raw_writel(0, base + AR724X_PCI_REG_INT_MASK);
|
|
|
|
__raw_writel(0, base + AR724X_PCI_REG_INT_STATUS);
|
|
|
|
|
|
|
|
BUILD_BUG_ON(ATH79_PCI_IRQ_COUNT < AR724X_PCI_IRQ_COUNT);
|
|
|
|
|
|
|
|
for (i = ATH79_PCI_IRQ_BASE;
|
|
|
|
i < ATH79_PCI_IRQ_BASE + AR724X_PCI_IRQ_COUNT; i++)
|
|
|
|
irq_set_chip_and_handler(i, &ar724x_pci_irq_chip,
|
|
|
|
handle_level_irq);
|
|
|
|
|
|
|
|
irq_set_chained_handler(irq, ar724x_pci_irq_handler);
|
|
|
|
}
|
|
|
|
|
|
|
|
int __init ar724x_pcibios_init(int irq)
|
2011-11-17 07:25:09 -07:00
|
|
|
{
|
2012-03-14 03:36:07 -06:00
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = -ENOMEM;
|
|
|
|
|
2012-03-14 03:29:27 -06:00
|
|
|
ar724x_pci_devcfg_base = ioremap(AR724X_PCI_CFG_BASE,
|
|
|
|
AR724X_PCI_CFG_SIZE);
|
|
|
|
if (ar724x_pci_devcfg_base == NULL)
|
2012-03-14 03:36:07 -06:00
|
|
|
goto err;
|
2012-03-14 03:29:27 -06:00
|
|
|
|
2012-03-14 03:36:07 -06:00
|
|
|
ar724x_pci_ctrl_base = ioremap(AR724X_PCI_CTRL_BASE,
|
|
|
|
AR724X_PCI_CTRL_SIZE);
|
|
|
|
if (ar724x_pci_ctrl_base == NULL)
|
|
|
|
goto err_unmap_devcfg;
|
|
|
|
|
2012-08-23 07:35:26 -06:00
|
|
|
ar724x_pci_link_up = ar724x_pci_check_link();
|
|
|
|
if (!ar724x_pci_link_up)
|
|
|
|
pr_warn("ar724x: PCIe link is down\n");
|
|
|
|
|
2012-03-14 03:36:07 -06:00
|
|
|
ar724x_pci_irq_init(irq);
|
2012-03-14 03:29:26 -06:00
|
|
|
register_pci_controller(&ar724x_pci_controller);
|
2011-11-17 07:25:09 -07:00
|
|
|
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
2012-03-14 03:36:07 -06:00
|
|
|
|
|
|
|
err_unmap_devcfg:
|
|
|
|
iounmap(ar724x_pci_devcfg_base);
|
|
|
|
err:
|
|
|
|
return ret;
|
2011-11-17 07:25:09 -07:00
|
|
|
}
|