Update README.md
parent
4103593972
commit
d93fe25c6b
18
README.md
18
README.md
|
@ -6,17 +6,17 @@ No virtual restrication on Supported Frame Rate or Resolution Tested more than 4
|
|||
##### Configurability
|
||||
Selectable RAW pixel width
|
||||
FPGA Design is configurable with parameters to support pixel depth from RAW10 to RAW14 or Veritually any bit depth even 16bit RAW when it becomes a MIPI Spec,
|
||||
Selectable number of MIPI lanes
|
||||
With just definition of Parameter value number of lane is also configurable between 2 or 4 MIPI lanee,
|
||||
Selectable Pipline Size
|
||||
Pipline is Configurable with a parameter to Process 2,4 or 8 Pixel. 2 Pixel Per Clock is only available with 2 Lane MIPI, while 8 is only available with 4 Lanes.
|
||||
Selectable MIPI Gear Ratio
|
||||
User can select weather to operate MIPI/DDR phy in 16x or 8x Gear ratio. Most DDR/MIPI phy supports 8x Gear while few do support 16x gear.
|
||||
Selectable number of MIPI lanes</br>
|
||||
With just definition of Parameter value number of lane is also configurable between 2 or 4 MIPI lanes.</br>
|
||||
Selectable Pipline Size</br>
|
||||
Pipline is Configurable with a parameter to Process 2,4 or 8 Pixel. 2 Pixel Per Clock is only available with 2 Lane MIPI, while 8 is only available with 4 Lanes.</br>
|
||||
Selectable MIPI Gear Ratio</br>
|
||||
User can select weather to operate MIPI/DDR phy in 16x or 8x Gear ratio. Most DDR/MIPI phy supports 8x Gear while few do support 16x gear.</br>
|
||||
|
||||
##### Speed
|
||||
MIPI Speed can reach upto 900Mbitsps Has been Tested upto 900Mbitps with 8x Gear.
|
||||
Pixel Processing pipeline with 2,4 or 8 Pixel per clock can reach 110Mhz or more with Lattice Crosslink-NX High Speed, So basically Can process upto 880 MegaPixels per second. With this can reach Around 120FPS with 4K resolution and around 30 FPS with 8K. Or even 3000 FPS with 640 x 480 .
|
||||
FPGA Oputput Pipeline that runs on output clock, It feeds into Cypress FX3 32bit GPIF can do Max 160Mhz. Which FX3's specs limits max GPIF clock to 100Mhz.
|
||||
MIPI Speed can reach upto 900Mbitsps Has been Tested upto 900Mbitps with 8x Gear.</br>
|
||||
Pixel Processing pipeline with 2,4 or 8 Pixel per clock can reach 110Mhz or more with Lattice Crosslink-NX High Speed, So basically Can process upto 880 MegaPixels per second. With this can reach Around 120FPS with 4K resolution and around 30 FPS with 8K. Or even 3000 FPS with 640 x 480.</br>
|
||||
FPGA Oputput Pipeline that runs on output clock, It feeds into Cypress FX3 32bit GPIF can do Max 160Mhz. Which FX3's specs limits max GPIF clock to 100Mhz.</br>
|
||||
|
||||
|
||||
##### Tests
|
||||
|
|
Loading…
Reference in New Issue