LibreSatCam/FPGA_Firmware/Source/src/line_ram_dp.cfg

{
  "REGMODE": false, 
  "WADDR_DEPTH": 2048, 
  "RDATA_WIDTH": 24, 
  "WDATA_WIDTH": 24, 
  "RADDR_DEPTH": 2048
}