Agis Zisimatos
|
fef6cc6ec3
|
Add pull-down resistor in load switch ON pin
Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
|
2022-03-29 19:48:29 +03:00 |
|
Agis Zisimatos
|
95c29a28e7
|
Add current limit resistor value
Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
|
2022-03-29 19:05:22 +03:00 |
|
Agis Zisimatos
|
74dad42969
|
Fixes in FPGA power schematic
- Add ferrite bead part number
- Fixes ERC error in PG of 1.1V pin
- Fixes https://gitlab.com/librespacefoundation/sidloc/sidloc-transceiver/-/issues/16
Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
|
2022-03-29 18:20:43 +03:00 |
|
Ilias Daradimos
|
055c01d8fa
|
Move GND power flag to top sheet
Update symbols
Signed-off-by: Ilias Daradimos <ilias@libre.space>
|
2022-03-22 13:23:56 +02:00 |
|
Ilias Daradimos
|
b8ad60e557
|
Reanotate sheets
Update symbol and port direction
Signed-off-by: Ilias Daradimos <ilias@libre.space>
|
2022-03-22 12:29:50 +02:00 |
|
Agis Zisimatos
|
9d3e6155ef
|
Add PSU for FPGA
Releted to https://gitlab.com/librespacefoundation/sidloc/sidloc-transceiver/-/issues/15
Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
|
2022-03-22 11:19:58 +02:00 |
|
Papadeas Pierros
|
046229765a
|
Add interfaces between modules (closes #1)
Signed-off-by: Papadeas Pierros <pierros@papadeas.gr>
|
2022-03-16 20:03:26 +02:00 |