Define stack-up and manufacturer rules
* Define also net classes and pre-define traces and vias * Fixes #2 Signed-off-by: Agis Zisimatos <agzisim@gmail.com>merge-requests/7/head
Agis Zisimatos
parent
bbb8da9459
commit
12dd47cf35
|
|
@ -1 +1 @@
|
|||
Subproject commit 892b8d7188ebc81fd6dd7fa2f54b974cd2a5a430
|
||||
Subproject commit 427ce69151eae2cb11805eb1ea140d3b9ef543bd
|
||||
|
|
@ -1,13 +1,15 @@
|
|||
(kicad_pcb (version 20211014) (generator pcbnew)
|
||||
|
||||
(general
|
||||
(thickness 1.6)
|
||||
(thickness 1.5954)
|
||||
)
|
||||
|
||||
(paper "A4")
|
||||
(layers
|
||||
(0 "F.Cu" signal)
|
||||
(31 "B.Cu" signal)
|
||||
(0 "F.Cu" mixed)
|
||||
(1 "In1.Cu" power)
|
||||
(2 "In2.Cu" power)
|
||||
(31 "B.Cu" mixed)
|
||||
(32 "B.Adhes" user "B.Adhesive")
|
||||
(33 "F.Adhes" user "F.Adhesive")
|
||||
(34 "B.Paste" user)
|
||||
|
|
@ -28,8 +30,25 @@
|
|||
)
|
||||
|
||||
(setup
|
||||
(pad_to_mask_clearance 0.2)
|
||||
(solder_mask_min_width 0.25)
|
||||
(stackup
|
||||
(layer "F.SilkS" (type "Top Silk Screen") (color "White"))
|
||||
(layer "F.Paste" (type "Top Solder Paste"))
|
||||
(layer "F.Mask" (type "Top Solder Mask") (color "Purple") (thickness 0.0127))
|
||||
(layer "F.Cu" (type "copper") (thickness 0.035))
|
||||
(layer "dielectric 1" (type "prepreg") (thickness 0.1) (material "JLC2313") (epsilon_r 4.05) (loss_tangent 0))
|
||||
(layer "In1.Cu" (type "copper") (thickness 0.0175))
|
||||
(layer "dielectric 2" (type "core") (thickness 1.265) (material "Core") (epsilon_r 4.6) (loss_tangent 0))
|
||||
(layer "In2.Cu" (type "copper") (thickness 0.0175))
|
||||
(layer "dielectric 3" (type "prepreg") (thickness 0.1) (material "JLC2313") (epsilon_r 4.05) (loss_tangent 0))
|
||||
(layer "B.Cu" (type "copper") (thickness 0.035))
|
||||
(layer "B.Mask" (type "Bottom Solder Mask") (color "Purple") (thickness 0.0127))
|
||||
(layer "B.Paste" (type "Bottom Solder Paste"))
|
||||
(layer "B.SilkS" (type "Bottom Silk Screen") (color "White"))
|
||||
(copper_finish "ENIG")
|
||||
(dielectric_constraints no)
|
||||
)
|
||||
(pad_to_mask_clearance 0.05)
|
||||
(solder_mask_min_width 0.2)
|
||||
(grid_origin 171.1452 89.472)
|
||||
(pcbplotparams
|
||||
(layerselection 0x0000030_80000001)
|
||||
|
|
@ -1744,51 +1763,6 @@
|
|||
)
|
||||
)
|
||||
|
||||
(footprint "Resistor_SMD:R_0402_1005Metric" (layer "F.Cu")
|
||||
(tedit 5F68FEEE) (tstamp 1d7bbbd0-21f0-4f2d-a69a-5e998c28ea6c)
|
||||
(at 192.786 63.1068)
|
||||
(descr "Resistor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
|
||||
(tags "resistor")
|
||||
(property "Description" "Resistor, 0402, 1%, 1/16W")
|
||||
(property "Mnf." "Vishay")
|
||||
(property "PartNumber" "CRCW04024K70FKEDC")
|
||||
(property "Sheetfile" "sidloc-schematic/fpga.kicad_sch")
|
||||
(property "Sheetname" "fpga")
|
||||
(path "/3c19fda9-55de-469e-9693-2d8993bca106/f58f6b7a-5abe-42d5-92a7-6524c54ddb0f")
|
||||
(attr smd)
|
||||
(fp_text reference "R618" (at 0 -1.17) (layer "F.SilkS")
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
(tstamp 0bc08b59-b477-45c7-ac6f-cd6ea5215553)
|
||||
)
|
||||
(fp_text value "4.7k" (at 0 1.17) (layer "F.Fab")
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
(tstamp afc5e55a-202b-4aa4-abae-064b0b0d7355)
|
||||
)
|
||||
(fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
|
||||
(effects (font (size 0.26 0.26) (thickness 0.04)))
|
||||
(tstamp dc0ab57a-08c6-4903-a0bd-d9681b9897b7)
|
||||
)
|
||||
(fp_line (start -0.153641 -0.38) (end 0.153641 -0.38) (layer "F.SilkS") (width 0.12) (tstamp 3c4c8720-f488-4de7-ad2e-ec7c55067fa0))
|
||||
(fp_line (start -0.153641 0.38) (end 0.153641 0.38) (layer "F.SilkS") (width 0.12) (tstamp a70f7ffb-c447-47cf-b156-d3abd10840ce))
|
||||
(fp_line (start -0.93 0.47) (end -0.93 -0.47) (layer "F.CrtYd") (width 0.05) (tstamp 3fb4210f-d6d6-48ba-a14d-4e5ecc3f9419))
|
||||
(fp_line (start -0.93 -0.47) (end 0.93 -0.47) (layer "F.CrtYd") (width 0.05) (tstamp 619d288f-0a6c-4168-bb71-6862242d2276))
|
||||
(fp_line (start 0.93 0.47) (end -0.93 0.47) (layer "F.CrtYd") (width 0.05) (tstamp 65e54678-07f1-4e1a-86c9-8998e7a87d45))
|
||||
(fp_line (start 0.93 -0.47) (end 0.93 0.47) (layer "F.CrtYd") (width 0.05) (tstamp fb1ec32c-a8bc-4c0d-bf25-5fbf4396f946))
|
||||
(fp_line (start -0.525 0.27) (end -0.525 -0.27) (layer "F.Fab") (width 0.1) (tstamp 0515fbac-612d-4152-abd1-233fcaf8b1c2))
|
||||
(fp_line (start 0.525 -0.27) (end 0.525 0.27) (layer "F.Fab") (width 0.1) (tstamp 352e48f4-c707-41d4-a86f-bf6a44c69082))
|
||||
(fp_line (start 0.525 0.27) (end -0.525 0.27) (layer "F.Fab") (width 0.1) (tstamp c1381113-d512-4768-829a-317a7c2858cc))
|
||||
(fp_line (start -0.525 -0.27) (end 0.525 -0.27) (layer "F.Fab") (width 0.1) (tstamp f9334a63-93bc-4354-b2f0-3e01cadf7efa))
|
||||
(pad "1" smd roundrect (at -0.51 0) (size 0.54 0.64) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
|
||||
(net 1 "GND") (pintype "passive") (tstamp 22e4536a-1fee-4cb6-9d93-14572e6eff08))
|
||||
(pad "2" smd roundrect (at 0.51 0) (size 0.54 0.64) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
|
||||
(net 51 "Net-(R618-Pad2)") (pintype "passive") (tstamp 4ed39af4-ba05-403e-bb79-86073a523712))
|
||||
(model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0402_1005Metric.wrl"
|
||||
(offset (xyz 0 0 0))
|
||||
(scale (xyz 1 1 1))
|
||||
(rotate (xyz 0 0 0))
|
||||
)
|
||||
)
|
||||
|
||||
(footprint "Inductor_SMD:L_0603_1608Metric" (layer "F.Cu")
|
||||
(tedit 5F68FEF0) (tstamp 246942fb-cd9b-4027-975b-57e38b736fc3)
|
||||
(at 166.0906 109.7412 180)
|
||||
|
|
@ -4382,51 +4356,6 @@
|
|||
)
|
||||
)
|
||||
|
||||
(footprint "Resistor_SMD:R_0402_1005Metric" (layer "F.Cu")
|
||||
(tedit 5F68FEEE) (tstamp 977fed18-97d8-4b0e-b387-958493e36fec)
|
||||
(at 192.786 61.1256)
|
||||
(descr "Resistor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
|
||||
(tags "resistor")
|
||||
(property "Description" "Resistor, 0402, 1%, 1/16W")
|
||||
(property "Mnf." "Vishay")
|
||||
(property "PartNumber" "CRCW04024K70FKEDC")
|
||||
(property "Sheetfile" "sidloc-schematic/fpga.kicad_sch")
|
||||
(property "Sheetname" "fpga")
|
||||
(path "/3c19fda9-55de-469e-9693-2d8993bca106/f78a285b-be9e-4741-b9e9-60bd01559d0b")
|
||||
(attr smd)
|
||||
(fp_text reference "R616" (at 0 -1.17) (layer "F.SilkS")
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
(tstamp 29413535-8a3b-4d5d-9794-11826514cd39)
|
||||
)
|
||||
(fp_text value "4.7k" (at 0 1.17) (layer "F.Fab")
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
(tstamp d9047e40-2ffe-4ae3-8069-9bfdbed891ac)
|
||||
)
|
||||
(fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
|
||||
(effects (font (size 0.26 0.26) (thickness 0.04)))
|
||||
(tstamp 3cd7996d-6930-47ff-8ae6-e4835dc02858)
|
||||
)
|
||||
(fp_line (start -0.153641 0.38) (end 0.153641 0.38) (layer "F.SilkS") (width 0.12) (tstamp 297df706-de98-4060-ae3d-9e7002323c01))
|
||||
(fp_line (start -0.153641 -0.38) (end 0.153641 -0.38) (layer "F.SilkS") (width 0.12) (tstamp 8e723e57-12b1-425d-9dbc-d94c8cb57659))
|
||||
(fp_line (start 0.93 0.47) (end -0.93 0.47) (layer "F.CrtYd") (width 0.05) (tstamp 073b59ea-c770-470d-9e62-7f7bd6cd30be))
|
||||
(fp_line (start -0.93 0.47) (end -0.93 -0.47) (layer "F.CrtYd") (width 0.05) (tstamp 13929319-b569-4cac-81d9-99aea672bc63))
|
||||
(fp_line (start -0.93 -0.47) (end 0.93 -0.47) (layer "F.CrtYd") (width 0.05) (tstamp 7986ffef-2ada-48e7-b5f1-4a6d15acd41b))
|
||||
(fp_line (start 0.93 -0.47) (end 0.93 0.47) (layer "F.CrtYd") (width 0.05) (tstamp addf37ec-b592-47bd-9b9d-5867575cec88))
|
||||
(fp_line (start 0.525 -0.27) (end 0.525 0.27) (layer "F.Fab") (width 0.1) (tstamp 2fd99f0f-2a52-48f0-ad4c-4cbf1dc39fb0))
|
||||
(fp_line (start 0.525 0.27) (end -0.525 0.27) (layer "F.Fab") (width 0.1) (tstamp 57a7307e-fc54-4d41-96a9-b7df33b065c8))
|
||||
(fp_line (start -0.525 -0.27) (end 0.525 -0.27) (layer "F.Fab") (width 0.1) (tstamp 58a82dd9-ebab-45fa-87a7-af33f87e97c7))
|
||||
(fp_line (start -0.525 0.27) (end -0.525 -0.27) (layer "F.Fab") (width 0.1) (tstamp 6037659c-964a-4de5-a2a9-d12e057afd63))
|
||||
(pad "1" smd roundrect (at -0.51 0) (size 0.54 0.64) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
|
||||
(net 11 "/fpga/FPGA_3V3") (pintype "passive") (tstamp 61913866-f190-42f7-ac65-5249cdb755a1))
|
||||
(pad "2" smd roundrect (at 0.51 0) (size 0.54 0.64) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
|
||||
(net 49 "Net-(R616-Pad2)") (pintype "passive") (tstamp 8184c548-3901-4853-9fdc-e79ebaa95e66))
|
||||
(model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0402_1005Metric.wrl"
|
||||
(offset (xyz 0 0 0))
|
||||
(scale (xyz 1 1 1))
|
||||
(rotate (xyz 0 0 0))
|
||||
)
|
||||
)
|
||||
|
||||
(footprint "Resistor_SMD:R_0402_1005Metric" (layer "F.Cu")
|
||||
(tedit 5F68FEEE) (tstamp 9b62e2ee-e0ec-472a-8495-fad4dee74004)
|
||||
(at 161.0594 111.9764 180)
|
||||
|
|
@ -5342,51 +5271,6 @@
|
|||
)
|
||||
)
|
||||
|
||||
(footprint "Resistor_SMD:R_0402_1005Metric" (layer "F.Cu")
|
||||
(tedit 5F68FEEE) (tstamp da0c045c-2fd7-4816-9afb-0aba3b2b6427)
|
||||
(at 192.788 62.1162)
|
||||
(descr "Resistor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
|
||||
(tags "resistor")
|
||||
(property "Description" "Resistor, 0402, 1%, 1/16W")
|
||||
(property "Mnf." "Vishay")
|
||||
(property "PartNumber" "CRCW04024K70FKEDC")
|
||||
(property "Sheetfile" "sidloc-schematic/fpga.kicad_sch")
|
||||
(property "Sheetname" "fpga")
|
||||
(path "/3c19fda9-55de-469e-9693-2d8993bca106/3f6df2d0-d8ce-4c4d-874e-02f0769555a1")
|
||||
(attr smd)
|
||||
(fp_text reference "R617" (at 0 -1.17) (layer "F.SilkS")
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
(tstamp b517d601-e8a9-45fe-ad71-7cfe70b57e4b)
|
||||
)
|
||||
(fp_text value "4.7k" (at 0 1.17) (layer "F.Fab")
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
(tstamp d16baee6-de3c-4fdc-9c5f-b08c36d7cf98)
|
||||
)
|
||||
(fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
|
||||
(effects (font (size 0.26 0.26) (thickness 0.04)))
|
||||
(tstamp 33bc1c63-c80f-4444-8fae-207f75da5627)
|
||||
)
|
||||
(fp_line (start -0.153641 -0.38) (end 0.153641 -0.38) (layer "F.SilkS") (width 0.12) (tstamp 549bfe73-1873-49ac-ab89-a64da091080d))
|
||||
(fp_line (start -0.153641 0.38) (end 0.153641 0.38) (layer "F.SilkS") (width 0.12) (tstamp fbed6bf3-2723-4e36-921a-450c7d1814de))
|
||||
(fp_line (start -0.93 0.47) (end -0.93 -0.47) (layer "F.CrtYd") (width 0.05) (tstamp 213740f9-cebc-4ee5-83f6-c2ff110cdca6))
|
||||
(fp_line (start 0.93 -0.47) (end 0.93 0.47) (layer "F.CrtYd") (width 0.05) (tstamp 2aecabbe-eafe-4f60-b4b8-d8a47dc4cb7a))
|
||||
(fp_line (start 0.93 0.47) (end -0.93 0.47) (layer "F.CrtYd") (width 0.05) (tstamp 6a6cc0db-95ad-4588-9679-1c50ec016e10))
|
||||
(fp_line (start -0.93 -0.47) (end 0.93 -0.47) (layer "F.CrtYd") (width 0.05) (tstamp 809fa285-cc5a-4538-80d8-4b64d15b0956))
|
||||
(fp_line (start -0.525 0.27) (end -0.525 -0.27) (layer "F.Fab") (width 0.1) (tstamp 28ae1f20-5ab6-4757-ae9a-a0f6b5f58354))
|
||||
(fp_line (start 0.525 0.27) (end -0.525 0.27) (layer "F.Fab") (width 0.1) (tstamp 7ea1ea46-2b35-49b1-a809-dcbd86e73c96))
|
||||
(fp_line (start -0.525 -0.27) (end 0.525 -0.27) (layer "F.Fab") (width 0.1) (tstamp 9e0566ec-bcc4-4467-ad9e-07ea18dcb59c))
|
||||
(fp_line (start 0.525 -0.27) (end 0.525 0.27) (layer "F.Fab") (width 0.1) (tstamp ee4d80ba-bf8d-4b57-9926-3d7600a0b566))
|
||||
(pad "1" smd roundrect (at -0.51 0) (size 0.54 0.64) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
|
||||
(net 1 "GND") (pintype "passive") (tstamp 576b543e-5d22-4030-872a-851693f3e867))
|
||||
(pad "2" smd roundrect (at 0.51 0) (size 0.54 0.64) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
|
||||
(net 50 "Net-(R617-Pad2)") (pintype "passive") (tstamp 1d1b85da-7046-4149-90d5-ad74165d9f70))
|
||||
(model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0402_1005Metric.wrl"
|
||||
(offset (xyz 0 0 0))
|
||||
(scale (xyz 1 1 1))
|
||||
(rotate (xyz 0 0 0))
|
||||
)
|
||||
)
|
||||
|
||||
(footprint "TestPoint:TestPoint_Pad_D1.0mm" (layer "F.Cu")
|
||||
(tedit 5A0F774F) (tstamp dc923336-7350-445b-900b-2c0837b632bd)
|
||||
(at 206.7052 44.514)
|
||||
|
|
@ -5811,7 +5695,7 @@
|
|||
|
||||
(footprint "Capacitor_SMD:C_0402_1005Metric" (layer "B.Cu")
|
||||
(tedit 5F68FEEE) (tstamp 11cb65b4-02d3-4c96-a0ad-640f684dbe1e)
|
||||
(at 200.3552 53.8104 -90)
|
||||
(at 200.7616 53.404 -90)
|
||||
(descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
|
||||
(tags "capacitor")
|
||||
(property "Description" "Capacitor, 0402, 10%, 16V, X7R")
|
||||
|
|
@ -5944,9 +5828,54 @@
|
|||
)
|
||||
)
|
||||
|
||||
(footprint "Resistor_SMD:R_0402_1005Metric" (layer "B.Cu")
|
||||
(tedit 5F68FEEE) (tstamp 1d7bbbd0-21f0-4f2d-a69a-5e998c28ea6c)
|
||||
(at 193.5988 61.024)
|
||||
(descr "Resistor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
|
||||
(tags "resistor")
|
||||
(property "Description" "Resistor, 0402, 1%, 1/16W")
|
||||
(property "Mnf." "Vishay")
|
||||
(property "PartNumber" "CRCW04024K70FKEDC")
|
||||
(property "Sheetfile" "sidloc-schematic/fpga.kicad_sch")
|
||||
(property "Sheetname" "fpga")
|
||||
(path "/3c19fda9-55de-469e-9693-2d8993bca106/f58f6b7a-5abe-42d5-92a7-6524c54ddb0f")
|
||||
(attr smd)
|
||||
(fp_text reference "R618" (at 0 1.17) (layer "B.SilkS")
|
||||
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
|
||||
(tstamp 0bc08b59-b477-45c7-ac6f-cd6ea5215553)
|
||||
)
|
||||
(fp_text value "4.7k" (at 0 -1.17) (layer "B.Fab")
|
||||
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
|
||||
(tstamp afc5e55a-202b-4aa4-abae-064b0b0d7355)
|
||||
)
|
||||
(fp_text user "${REFERENCE}" (at 0 0) (layer "B.Fab")
|
||||
(effects (font (size 0.26 0.26) (thickness 0.04)) (justify mirror))
|
||||
(tstamp dc0ab57a-08c6-4903-a0bd-d9681b9897b7)
|
||||
)
|
||||
(fp_line (start -0.153641 0.38) (end 0.153641 0.38) (layer "B.SilkS") (width 0.12) (tstamp 3c4c8720-f488-4de7-ad2e-ec7c55067fa0))
|
||||
(fp_line (start -0.153641 -0.38) (end 0.153641 -0.38) (layer "B.SilkS") (width 0.12) (tstamp a70f7ffb-c447-47cf-b156-d3abd10840ce))
|
||||
(fp_line (start -0.93 -0.47) (end -0.93 0.47) (layer "B.CrtYd") (width 0.05) (tstamp 3fb4210f-d6d6-48ba-a14d-4e5ecc3f9419))
|
||||
(fp_line (start -0.93 0.47) (end 0.93 0.47) (layer "B.CrtYd") (width 0.05) (tstamp 619d288f-0a6c-4168-bb71-6862242d2276))
|
||||
(fp_line (start 0.93 -0.47) (end -0.93 -0.47) (layer "B.CrtYd") (width 0.05) (tstamp 65e54678-07f1-4e1a-86c9-8998e7a87d45))
|
||||
(fp_line (start 0.93 0.47) (end 0.93 -0.47) (layer "B.CrtYd") (width 0.05) (tstamp fb1ec32c-a8bc-4c0d-bf25-5fbf4396f946))
|
||||
(fp_line (start -0.525 -0.27) (end -0.525 0.27) (layer "B.Fab") (width 0.1) (tstamp 0515fbac-612d-4152-abd1-233fcaf8b1c2))
|
||||
(fp_line (start 0.525 0.27) (end 0.525 -0.27) (layer "B.Fab") (width 0.1) (tstamp 352e48f4-c707-41d4-a86f-bf6a44c69082))
|
||||
(fp_line (start 0.525 -0.27) (end -0.525 -0.27) (layer "B.Fab") (width 0.1) (tstamp c1381113-d512-4768-829a-317a7c2858cc))
|
||||
(fp_line (start -0.525 0.27) (end 0.525 0.27) (layer "B.Fab") (width 0.1) (tstamp f9334a63-93bc-4354-b2f0-3e01cadf7efa))
|
||||
(pad "1" smd roundrect (at -0.51 0) (size 0.54 0.64) (layers "B.Cu" "B.Paste" "B.Mask") (roundrect_rratio 0.25)
|
||||
(net 1 "GND") (pintype "passive") (tstamp 22e4536a-1fee-4cb6-9d93-14572e6eff08))
|
||||
(pad "2" smd roundrect (at 0.51 0) (size 0.54 0.64) (layers "B.Cu" "B.Paste" "B.Mask") (roundrect_rratio 0.25)
|
||||
(net 51 "Net-(R618-Pad2)") (pintype "passive") (tstamp 4ed39af4-ba05-403e-bb79-86073a523712))
|
||||
(model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0402_1005Metric.wrl"
|
||||
(offset (xyz 0 0 0))
|
||||
(scale (xyz 1 1 1))
|
||||
(rotate (xyz 0 0 0))
|
||||
)
|
||||
)
|
||||
|
||||
(footprint "Capacitor_SMD:C_0402_1005Metric" (layer "B.Cu")
|
||||
(tedit 5F68FEEE) (tstamp 1ec72e67-42af-45fa-86f1-bacc993f71b7)
|
||||
(at 200.3552 58.6644 90)
|
||||
(at 200.4314 58.8904)
|
||||
(descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
|
||||
(tags "capacitor")
|
||||
(property "Description" "Capacitor, 0402, 10%, 16V, X7R")
|
||||
|
|
@ -5956,15 +5885,15 @@
|
|||
(property "Sheetname" "fpga")
|
||||
(path "/3c19fda9-55de-469e-9693-2d8993bca106/51e89d64-15af-4550-ada2-721db4250b1f")
|
||||
(attr smd)
|
||||
(fp_text reference "C628" (at 0 1.16 90) (layer "B.SilkS")
|
||||
(fp_text reference "C628" (at 0 1.16) (layer "B.SilkS")
|
||||
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
|
||||
(tstamp 3844fa94-0bd5-4041-8130-a3df06ceb8ff)
|
||||
)
|
||||
(fp_text value "100n" (at 0 -1.16 90) (layer "B.Fab")
|
||||
(fp_text value "100n" (at 0 -1.16) (layer "B.Fab")
|
||||
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
|
||||
(tstamp 5a8bd779-67e7-4128-8870-9f94b84e535b)
|
||||
)
|
||||
(fp_text user "${REFERENCE}" (at 0 0 90) (layer "B.Fab")
|
||||
(fp_text user "${REFERENCE}" (at 0 0) (layer "B.Fab")
|
||||
(effects (font (size 0.25 0.25) (thickness 0.04)) (justify mirror))
|
||||
(tstamp 02fe78c5-b8d1-458a-9bb3-4e0e03adba5d)
|
||||
)
|
||||
|
|
@ -5978,9 +5907,9 @@
|
|||
(fp_line (start 0.5 -0.25) (end -0.5 -0.25) (layer "B.Fab") (width 0.1) (tstamp bbde6441-468d-455a-b9b8-9e8fb17764e1))
|
||||
(fp_line (start -0.5 0.25) (end 0.5 0.25) (layer "B.Fab") (width 0.1) (tstamp e6fa5ea2-2708-4fea-b090-e59065558b66))
|
||||
(fp_line (start 0.5 0.25) (end 0.5 -0.25) (layer "B.Fab") (width 0.1) (tstamp f2106b91-aa10-4bd6-8a6a-e89dcefd64a2))
|
||||
(pad "1" smd roundrect (at -0.48 0 90) (size 0.56 0.62) (layers "B.Cu" "B.Paste" "B.Mask") (roundrect_rratio 0.25)
|
||||
(pad "1" smd roundrect (at -0.48 0) (size 0.56 0.62) (layers "B.Cu" "B.Paste" "B.Mask") (roundrect_rratio 0.25)
|
||||
(net 10 "/fpga/FPGA_2V5") (pintype "passive") (tstamp 991dd88d-d2ea-4b15-bd18-24dd97d07b53))
|
||||
(pad "2" smd roundrect (at 0.48 0 90) (size 0.56 0.62) (layers "B.Cu" "B.Paste" "B.Mask") (roundrect_rratio 0.25)
|
||||
(pad "2" smd roundrect (at 0.48 0) (size 0.56 0.62) (layers "B.Cu" "B.Paste" "B.Mask") (roundrect_rratio 0.25)
|
||||
(net 1 "GND") (pintype "passive") (tstamp c559070a-cd61-4898-8717-2495574aafcc))
|
||||
(model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl"
|
||||
(offset (xyz 0 0 0))
|
||||
|
|
@ -6204,7 +6133,7 @@
|
|||
|
||||
(footprint "Capacitor_SMD:C_0402_1005Metric" (layer "B.Cu")
|
||||
(tedit 5F68FEEE) (tstamp 59c75aab-b145-4d26-b966-ac2fec8e166b)
|
||||
(at 206.629 59.6524 180)
|
||||
(at 206.629 59.754 180)
|
||||
(descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
|
||||
(tags "capacitor")
|
||||
(property "Description" "Capacitor, 0402, 10%, 16V, X7R")
|
||||
|
|
@ -6249,7 +6178,7 @@
|
|||
|
||||
(footprint "Capacitor_SMD:C_0402_1005Metric" (layer "B.Cu")
|
||||
(tedit 5F68FEEE) (tstamp 6511ef3e-3b33-442d-9666-f47e4d994cd7)
|
||||
(at 206.7026 54.0898 180)
|
||||
(at 206.6036 54.0898 180)
|
||||
(descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
|
||||
(tags "capacitor")
|
||||
(property "Description" "Capacitor, 0402, 10%, 16V, X7R")
|
||||
|
|
@ -6544,6 +6473,51 @@
|
|||
)
|
||||
)
|
||||
|
||||
(footprint "Resistor_SMD:R_0402_1005Metric" (layer "B.Cu")
|
||||
(tedit 5F68FEEE) (tstamp 977fed18-97d8-4b0e-b387-958493e36fec)
|
||||
(at 193.5988 62.0146)
|
||||
(descr "Resistor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
|
||||
(tags "resistor")
|
||||
(property "Description" "Resistor, 0402, 1%, 1/16W")
|
||||
(property "Mnf." "Vishay")
|
||||
(property "PartNumber" "CRCW04024K70FKEDC")
|
||||
(property "Sheetfile" "sidloc-schematic/fpga.kicad_sch")
|
||||
(property "Sheetname" "fpga")
|
||||
(path "/3c19fda9-55de-469e-9693-2d8993bca106/f78a285b-be9e-4741-b9e9-60bd01559d0b")
|
||||
(attr smd)
|
||||
(fp_text reference "R616" (at 0 1.17) (layer "B.SilkS")
|
||||
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
|
||||
(tstamp 29413535-8a3b-4d5d-9794-11826514cd39)
|
||||
)
|
||||
(fp_text value "4.7k" (at 0 -1.17) (layer "B.Fab")
|
||||
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
|
||||
(tstamp d9047e40-2ffe-4ae3-8069-9bfdbed891ac)
|
||||
)
|
||||
(fp_text user "${REFERENCE}" (at 0 0) (layer "B.Fab")
|
||||
(effects (font (size 0.26 0.26) (thickness 0.04)) (justify mirror))
|
||||
(tstamp 3cd7996d-6930-47ff-8ae6-e4835dc02858)
|
||||
)
|
||||
(fp_line (start -0.153641 -0.38) (end 0.153641 -0.38) (layer "B.SilkS") (width 0.12) (tstamp 297df706-de98-4060-ae3d-9e7002323c01))
|
||||
(fp_line (start -0.153641 0.38) (end 0.153641 0.38) (layer "B.SilkS") (width 0.12) (tstamp 8e723e57-12b1-425d-9dbc-d94c8cb57659))
|
||||
(fp_line (start 0.93 -0.47) (end -0.93 -0.47) (layer "B.CrtYd") (width 0.05) (tstamp 073b59ea-c770-470d-9e62-7f7bd6cd30be))
|
||||
(fp_line (start -0.93 -0.47) (end -0.93 0.47) (layer "B.CrtYd") (width 0.05) (tstamp 13929319-b569-4cac-81d9-99aea672bc63))
|
||||
(fp_line (start -0.93 0.47) (end 0.93 0.47) (layer "B.CrtYd") (width 0.05) (tstamp 7986ffef-2ada-48e7-b5f1-4a6d15acd41b))
|
||||
(fp_line (start 0.93 0.47) (end 0.93 -0.47) (layer "B.CrtYd") (width 0.05) (tstamp addf37ec-b592-47bd-9b9d-5867575cec88))
|
||||
(fp_line (start 0.525 0.27) (end 0.525 -0.27) (layer "B.Fab") (width 0.1) (tstamp 2fd99f0f-2a52-48f0-ad4c-4cbf1dc39fb0))
|
||||
(fp_line (start 0.525 -0.27) (end -0.525 -0.27) (layer "B.Fab") (width 0.1) (tstamp 57a7307e-fc54-4d41-96a9-b7df33b065c8))
|
||||
(fp_line (start -0.525 0.27) (end 0.525 0.27) (layer "B.Fab") (width 0.1) (tstamp 58a82dd9-ebab-45fa-87a7-af33f87e97c7))
|
||||
(fp_line (start -0.525 -0.27) (end -0.525 0.27) (layer "B.Fab") (width 0.1) (tstamp 6037659c-964a-4de5-a2a9-d12e057afd63))
|
||||
(pad "1" smd roundrect (at -0.51 0) (size 0.54 0.64) (layers "B.Cu" "B.Paste" "B.Mask") (roundrect_rratio 0.25)
|
||||
(net 11 "/fpga/FPGA_3V3") (pintype "passive") (tstamp 61913866-f190-42f7-ac65-5249cdb755a1))
|
||||
(pad "2" smd roundrect (at 0.51 0) (size 0.54 0.64) (layers "B.Cu" "B.Paste" "B.Mask") (roundrect_rratio 0.25)
|
||||
(net 49 "Net-(R616-Pad2)") (pintype "passive") (tstamp 8184c548-3901-4853-9fdc-e79ebaa95e66))
|
||||
(model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0402_1005Metric.wrl"
|
||||
(offset (xyz 0 0 0))
|
||||
(scale (xyz 1 1 1))
|
||||
(rotate (xyz 0 0 0))
|
||||
)
|
||||
)
|
||||
|
||||
(footprint "Capacitor_SMD:C_0402_1005Metric" (layer "B.Cu")
|
||||
(tedit 5F68FEEE) (tstamp a17a40c8-b687-4c9d-869d-df6e76b7ea98)
|
||||
(at 187.0964 63.0026 -90)
|
||||
|
|
@ -6712,6 +6686,51 @@
|
|||
)
|
||||
)
|
||||
|
||||
(footprint "Resistor_SMD:R_0402_1005Metric" (layer "B.Cu")
|
||||
(tedit 5F68FEEE) (tstamp da0c045c-2fd7-4816-9afb-0aba3b2b6427)
|
||||
(at 193.5988 63.0052)
|
||||
(descr "Resistor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
|
||||
(tags "resistor")
|
||||
(property "Description" "Resistor, 0402, 1%, 1/16W")
|
||||
(property "Mnf." "Vishay")
|
||||
(property "PartNumber" "CRCW04024K70FKEDC")
|
||||
(property "Sheetfile" "sidloc-schematic/fpga.kicad_sch")
|
||||
(property "Sheetname" "fpga")
|
||||
(path "/3c19fda9-55de-469e-9693-2d8993bca106/3f6df2d0-d8ce-4c4d-874e-02f0769555a1")
|
||||
(attr smd)
|
||||
(fp_text reference "R617" (at 0 1.17) (layer "B.SilkS")
|
||||
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
|
||||
(tstamp b517d601-e8a9-45fe-ad71-7cfe70b57e4b)
|
||||
)
|
||||
(fp_text value "4.7k" (at 0 -1.17) (layer "B.Fab")
|
||||
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
|
||||
(tstamp d16baee6-de3c-4fdc-9c5f-b08c36d7cf98)
|
||||
)
|
||||
(fp_text user "${REFERENCE}" (at 0 0) (layer "B.Fab")
|
||||
(effects (font (size 0.26 0.26) (thickness 0.04)) (justify mirror))
|
||||
(tstamp 33bc1c63-c80f-4444-8fae-207f75da5627)
|
||||
)
|
||||
(fp_line (start -0.153641 0.38) (end 0.153641 0.38) (layer "B.SilkS") (width 0.12) (tstamp 549bfe73-1873-49ac-ab89-a64da091080d))
|
||||
(fp_line (start -0.153641 -0.38) (end 0.153641 -0.38) (layer "B.SilkS") (width 0.12) (tstamp fbed6bf3-2723-4e36-921a-450c7d1814de))
|
||||
(fp_line (start -0.93 -0.47) (end -0.93 0.47) (layer "B.CrtYd") (width 0.05) (tstamp 213740f9-cebc-4ee5-83f6-c2ff110cdca6))
|
||||
(fp_line (start 0.93 0.47) (end 0.93 -0.47) (layer "B.CrtYd") (width 0.05) (tstamp 2aecabbe-eafe-4f60-b4b8-d8a47dc4cb7a))
|
||||
(fp_line (start 0.93 -0.47) (end -0.93 -0.47) (layer "B.CrtYd") (width 0.05) (tstamp 6a6cc0db-95ad-4588-9679-1c50ec016e10))
|
||||
(fp_line (start -0.93 0.47) (end 0.93 0.47) (layer "B.CrtYd") (width 0.05) (tstamp 809fa285-cc5a-4538-80d8-4b64d15b0956))
|
||||
(fp_line (start -0.525 -0.27) (end -0.525 0.27) (layer "B.Fab") (width 0.1) (tstamp 28ae1f20-5ab6-4757-ae9a-a0f6b5f58354))
|
||||
(fp_line (start 0.525 -0.27) (end -0.525 -0.27) (layer "B.Fab") (width 0.1) (tstamp 7ea1ea46-2b35-49b1-a809-dcbd86e73c96))
|
||||
(fp_line (start -0.525 0.27) (end 0.525 0.27) (layer "B.Fab") (width 0.1) (tstamp 9e0566ec-bcc4-4467-ad9e-07ea18dcb59c))
|
||||
(fp_line (start 0.525 0.27) (end 0.525 -0.27) (layer "B.Fab") (width 0.1) (tstamp ee4d80ba-bf8d-4b57-9926-3d7600a0b566))
|
||||
(pad "1" smd roundrect (at -0.51 0) (size 0.54 0.64) (layers "B.Cu" "B.Paste" "B.Mask") (roundrect_rratio 0.25)
|
||||
(net 1 "GND") (pintype "passive") (tstamp 576b543e-5d22-4030-872a-851693f3e867))
|
||||
(pad "2" smd roundrect (at 0.51 0) (size 0.54 0.64) (layers "B.Cu" "B.Paste" "B.Mask") (roundrect_rratio 0.25)
|
||||
(net 50 "Net-(R617-Pad2)") (pintype "passive") (tstamp 1d1b85da-7046-4149-90d5-ad74165d9f70))
|
||||
(model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0402_1005Metric.wrl"
|
||||
(offset (xyz 0 0 0))
|
||||
(scale (xyz 1 1 1))
|
||||
(rotate (xyz 0 0 0))
|
||||
)
|
||||
)
|
||||
|
||||
(footprint "Capacitor_SMD:C_0402_1005Metric" (layer "B.Cu")
|
||||
(tedit 5F68FEEE) (tstamp dc42ea1c-c97f-4a7a-9912-1ce399d8f47b)
|
||||
(at 206.121 58.103 90)
|
||||
|
|
@ -6818,4 +6837,60 @@
|
|||
(effects (font (size 1.2 1.2) (thickness 0.2)))
|
||||
)
|
||||
|
||||
(segment (start 207.097119 55.247281) (end 207.5366 55.686762) (width 0.6) (layer "F.Cu") (net 10) (tstamp 0c6382d6-f067-42ba-9597-25983968e40d))
|
||||
(segment (start 207.5366 53.3346) (end 207.125157 53.746043) (width 0.2) (layer "F.Cu") (net 10) (tstamp 3aea120b-8be4-445b-a78f-fa59e80b041d))
|
||||
(segment (start 200.3117 59.7346) (end 199.952097 59.374997) (width 0.2) (layer "F.Cu") (net 10) (tstamp 3e3e37df-dbee-4ff4-a8bf-676c015dc040))
|
||||
(segment (start 207.1116 60.1604) (end 207.1116 60.3128) (width 0.2) (layer "F.Cu") (net 10) (tstamp 530b6cb3-e41e-4cdd-a232-6366602bf135))
|
||||
(segment (start 207.5366 55.7346) (end 207.5366 54.9346) (width 0.6) (layer "F.Cu") (net 10) (tstamp 6cda4fa1-2850-4ecd-bf66-8c140758256a))
|
||||
(segment (start 207.5366 59.7346) (end 207.5366 59.7354) (width 0.2) (layer "F.Cu") (net 10) (tstamp 8e637a63-c1ae-4288-ac3d-f6b65fed36d2))
|
||||
(segment (start 206.784438 54.9346) (end 207.097119 55.247281) (width 0.6) (layer "F.Cu") (net 10) (tstamp b31c6c6f-934c-4250-ba86-d53b88857819))
|
||||
(segment (start 206.7366 54.9346) (end 206.784438 54.9346) (width 0.6) (layer "F.Cu") (net 10) (tstamp bc17d097-c3f9-4497-9d23-afd1362c9930))
|
||||
(segment (start 207.5366 55.686762) (end 207.5366 55.7346) (width 0.6) (layer "F.Cu") (net 10) (tstamp bd85dd00-bf2f-4ff0-bb23-bc081e650c29))
|
||||
(segment (start 207.5366 59.7354) (end 207.1116 60.1604) (width 0.2) (layer "F.Cu") (net 10) (tstamp c5a94913-a9b4-485e-8f3c-74f605774f5d))
|
||||
(segment (start 200.3366 59.7346) (end 200.3117 59.7346) (width 0.2) (layer "F.Cu") (net 10) (tstamp f2d293f2-666f-407a-9ad4-7bbb491d8a25))
|
||||
(segment (start 206.7366 54.9346) (end 207.5366 54.9346) (width 0.6) (layer "F.Cu") (net 10) (tstamp fc0c0d6c-f971-4378-82d9-1358b878f9fc))
|
||||
(via (at 207.125157 53.746043) (size 0.5) (drill 0.2) (layers "F.Cu" "B.Cu") (net 10) (tstamp 648500c1-fc05-44e3-b5ff-97456bf2ded5))
|
||||
(via (at 207.1116 60.3128) (size 0.5) (drill 0.2) (layers "F.Cu" "B.Cu") (net 10) (tstamp 7b5b6472-f85f-4688-93dc-e31b111663f3))
|
||||
(via (at 199.952097 59.374997) (size 0.5) (drill 0.2) (layers "F.Cu" "B.Cu") (net 10) (tstamp a50f8364-bdc9-4868-adee-4bba858896cb))
|
||||
(via (at 207.097119 55.247281) (size 0.5) (drill 0.2) (layers "F.Cu" "B.Cu") (net 10) (tstamp cc2ee01b-e241-48c0-9c1e-302008b37fca))
|
||||
(via (at 199.947507 52.92262) (size 0.5) (drill 0.2) (layers "F.Cu" "B.Cu") (net 10) (tstamp f3c67b54-96b9-4564-b33f-6739a0f4a1c1))
|
||||
(segment (start 207.109 59.765396) (end 207.109 59.754) (width 0.6) (layer "B.Cu") (net 10) (tstamp 05a4852f-523f-4afe-aae5-f5b26b161dad))
|
||||
(segment (start 200.7616 52.924) (end 200.76022 52.92262) (width 0.6) (layer "B.Cu") (net 10) (tstamp 083b1652-08a3-46a3-bf83-2c786b113249))
|
||||
(segment (start 207.1116 59.767996) (end 207.109 59.765396) (width 0.6) (layer "B.Cu") (net 10) (tstamp 0dffb2ca-042c-4daf-9c4c-9946c16a2f10))
|
||||
(segment (start 206.121 55.7154) (end 207.0862 55.7154) (width 0.6) (layer "B.Cu") (net 10) (tstamp 200d3b85-d5fa-4de1-9312-10677a0f1a82))
|
||||
(segment (start 208.6864 55.7154) (end 208.0514 55.7154) (width 0.6) (layer "B.Cu") (net 10) (tstamp 2242246c-b888-4284-826d-c81395e54110))
|
||||
(segment (start 207.1116 60.3128) (end 207.1116 59.767996) (width 0.6) (layer "B.Cu") (net 10) (tstamp 25f4625d-1d70-4277-a506-b2966996ad07))
|
||||
(segment (start 209.1182 56.1472) (end 208.6864 55.7154) (width 0.6) (layer "B.Cu") (net 10) (tstamp 2971446e-5c97-4562-bc8c-d322c160fc35))
|
||||
(segment (start 207.1116 62.0654) (end 207.1116 60.3128) (width 0.6) (layer "B.Cu") (net 10) (tstamp 37d0eca0-844c-456e-996f-e8cc9f84ba77))
|
||||
(segment (start 206.502 62.675) (end 207.1116 62.0654) (width 0.6) (layer "B.Cu") (net 10) (tstamp 4f481517-69e3-4eb6-8cd8-21ef00220a90))
|
||||
(segment (start 200.914 62.675) (end 206.502 62.675) (width 0.6) (layer "B.Cu") (net 10) (tstamp 580e4e29-59ea-4832-be73-b7f22fd5e7c9))
|
||||
(segment (start 199.947507 58.886507) (end 199.9514 58.8904) (width 0.6) (layer "B.Cu") (net 10) (tstamp 5af87c70-b22b-4f4b-979c-a486f9c78f30))
|
||||
(segment (start 199.947507 52.92262) (end 199.947507 58.886507) (width 0.6) (layer "B.Cu") (net 10) (tstamp 6d1d37d3-ecc6-474f-b602-8c4444c0ee0d))
|
||||
(segment (start 200.76022 52.92262) (end 199.947507 52.92262) (width 0.6) (layer "B.Cu") (net 10) (tstamp 7a992305-6c89-4312-8656-b98f8307f35a))
|
||||
(segment (start 207.109 59.754) (end 208.153 59.754) (width 0.6) (layer "B.Cu") (net 10) (tstamp 7d425d7b-466a-4f11-9426-1b60d8841dd2))
|
||||
(segment (start 207.0836 54.0898) (end 207.0836 53.7876) (width 0.6) (layer "B.Cu") (net 10) (tstamp 8d9ad7db-276b-473a-85a2-e6a2c825716d))
|
||||
(segment (start 207.0862 55.7154) (end 207.0862 54.0924) (width 0.6) (layer "B.Cu") (net 10) (tstamp 931c8188-1eb4-4903-9218-d54f9ee20205))
|
||||
(segment (start 209.1182 58.7888) (end 209.1182 56.1472) (width 0.6) (layer "B.Cu") (net 10) (tstamp 95180892-14d4-4e21-84e2-ea804e5fbd51))
|
||||
(segment (start 208.153 59.754) (end 209.1182 58.7888) (width 0.6) (layer "B.Cu") (net 10) (tstamp 9a764bb6-38f6-4079-835d-4e834499a1d0))
|
||||
(segment (start 199.9514 61.7124) (end 200.914 62.675) (width 0.6) (layer "B.Cu") (net 10) (tstamp a4626942-55d6-4dce-904e-5fb61a963e03))
|
||||
(segment (start 207.0836 53.7876) (end 207.125157 53.746043) (width 0.6) (layer "B.Cu") (net 10) (tstamp bce8208f-3582-457d-81a3-54765042bf6d))
|
||||
(segment (start 207.0862 54.0924) (end 207.0836 54.0898) (width 0.6) (layer "B.Cu") (net 10) (tstamp bd3db677-9d0f-46c1-9956-a17efb62c6d3))
|
||||
(segment (start 199.9514 58.8904) (end 199.9514 61.7124) (width 0.6) (layer "B.Cu") (net 10) (tstamp e905e60c-a3f5-4b25-a4ed-610ba29b2f6c))
|
||||
(segment (start 207.0862 55.7154) (end 208.0514 55.7154) (width 0.6) (layer "B.Cu") (net 10) (tstamp ea87688b-8b42-49a7-a484-4042caf712b0))
|
||||
(segment (start 198.3366 61.7346) (end 198.7366 61.3346) (width 0.2) (layer "F.Cu") (net 49) (tstamp 26fd6377-4673-4ea3-8941-97abe2e430ff))
|
||||
(segment (start 198.313366 61.7346) (end 198.3366 61.7346) (width 0.2) (layer "F.Cu") (net 49) (tstamp b7709748-1021-4c4c-bd8a-3ee25b2036d2))
|
||||
(via (at 198.313366 61.7346) (size 0.5) (drill 0.2) (layers "F.Cu" "B.Cu") (net 49) (tstamp e9ab7021-60f0-4360-a21e-43a7d231bf16))
|
||||
(segment (start 194.1088 62.0146) (end 198.033366 62.0146) (width 0.2) (layer "B.Cu") (net 49) (tstamp 4613cc58-e003-4387-8e07-a79a938b11bc))
|
||||
(segment (start 198.033366 62.0146) (end 198.313366 61.7346) (width 0.2) (layer "B.Cu") (net 49) (tstamp d4cbb075-c25d-4b1f-bc1c-ec3e29d4c020))
|
||||
(segment (start 198.313365 62.534599) (end 198.336601 62.534599) (width 0.2) (layer "F.Cu") (net 50) (tstamp 5d8d7fbc-fa14-450e-986b-6342a31ff754))
|
||||
(segment (start 198.336601 62.534599) (end 198.7366 62.1346) (width 0.2) (layer "F.Cu") (net 50) (tstamp 6b94cc1c-1a8b-4b88-b0c3-71bb77e7c255))
|
||||
(via (at 198.313365 62.534599) (size 0.5) (drill 0.2) (layers "F.Cu" "B.Cu") (net 50) (tstamp df3726df-2150-436a-8533-9e65589ed959))
|
||||
(segment (start 197.842764 63.0052) (end 198.313365 62.534599) (width 0.2) (layer "B.Cu") (net 50) (tstamp 46cbe435-cb72-495e-a7c4-893ebc00b33d))
|
||||
(segment (start 194.1088 63.0052) (end 197.842764 63.0052) (width 0.2) (layer "B.Cu") (net 50) (tstamp 65866b4e-9eac-43aa-9679-ded88b08c95e))
|
||||
(segment (start 198.336601 60.934599) (end 198.7366 60.5346) (width 0.2) (layer "F.Cu") (net 51) (tstamp 642d4439-03b5-4b1b-9d5f-ec099a9ae264))
|
||||
(segment (start 198.313366 60.934599) (end 198.336601 60.934599) (width 0.2) (layer "F.Cu") (net 51) (tstamp 98f539f2-fbab-4221-9ad2-d09587422869))
|
||||
(via (at 198.313366 60.934599) (size 0.5) (drill 0.2) (layers "F.Cu" "B.Cu") (net 51) (tstamp 20d03006-a491-49d6-8ce6-51bb458e15b2))
|
||||
(segment (start 194.1088 61.024) (end 198.223965 61.024) (width 0.2) (layer "B.Cu") (net 51) (tstamp 26bbe4c1-d076-4e44-b72e-f874c57945b7))
|
||||
(segment (start 198.223965 61.024) (end 198.313366 60.934599) (width 0.2) (layer "B.Cu") (net 51) (tstamp 301e9fed-a7e9-4f04-803f-5ec158ba70ba))
|
||||
|
||||
)
|
||||
|
|
|
|||
|
|
@ -48,7 +48,18 @@
|
|||
"min_clearance": 0.508
|
||||
}
|
||||
},
|
||||
"diff_pair_dimensions": [],
|
||||
"diff_pair_dimensions": [
|
||||
{
|
||||
"gap": 0.0,
|
||||
"via_gap": 0.0,
|
||||
"width": 0.0
|
||||
},
|
||||
{
|
||||
"gap": 0.2,
|
||||
"via_gap": 0.5,
|
||||
"width": 0.12
|
||||
}
|
||||
],
|
||||
"drc_exclusions": [],
|
||||
"meta": {
|
||||
"filename": "board_design_settings.json",
|
||||
|
|
@ -98,22 +109,37 @@
|
|||
"allow_blind_buried_vias": false,
|
||||
"allow_microvias": false,
|
||||
"max_error": 0.005,
|
||||
"min_clearance": 0.0,
|
||||
"min_copper_edge_clearance": 0.075,
|
||||
"min_hole_clearance": 0.25,
|
||||
"min_clearance": 0.09999999999999999,
|
||||
"min_copper_edge_clearance": 0.19999999999999998,
|
||||
"min_hole_clearance": 0.19999999999999998,
|
||||
"min_hole_to_hole": 0.25,
|
||||
"min_microvia_diameter": 0.19999999999999998,
|
||||
"min_microvia_drill": 0.09999999999999999,
|
||||
"min_microvia_diameter": 0.0,
|
||||
"min_microvia_drill": 0.0,
|
||||
"min_silk_clearance": 0.0,
|
||||
"min_through_hole_diameter": 0.3,
|
||||
"min_track_width": 0.19999999999999998,
|
||||
"min_via_annular_width": 0.049999999999999996,
|
||||
"min_through_hole_diameter": 0.19999999999999998,
|
||||
"min_track_width": 0.09999999999999999,
|
||||
"min_via_annular_width": 0.13,
|
||||
"min_via_diameter": 0.39999999999999997,
|
||||
"use_height_for_length_calcs": true
|
||||
},
|
||||
"track_widths": [],
|
||||
"via_dimensions": [],
|
||||
"zones_allow_external_fillets": false,
|
||||
"track_widths": [
|
||||
0.0,
|
||||
0.14,
|
||||
0.2,
|
||||
0.6,
|
||||
1.0
|
||||
],
|
||||
"via_dimensions": [
|
||||
{
|
||||
"diameter": 0.0,
|
||||
"drill": 0.0
|
||||
},
|
||||
{
|
||||
"diameter": 0.5,
|
||||
"drill": 0.2
|
||||
}
|
||||
],
|
||||
"zones_allow_external_fillets": true,
|
||||
"zones_use_no_outline": true
|
||||
},
|
||||
"layer_presets": []
|
||||
|
|
@ -339,19 +365,43 @@
|
|||
"classes": [
|
||||
{
|
||||
"bus_width": 12.0,
|
||||
"clearance": 0.2,
|
||||
"diff_pair_gap": 0.25,
|
||||
"clearance": 0.1,
|
||||
"diff_pair_gap": 0.2,
|
||||
"diff_pair_via_gap": 0.25,
|
||||
"diff_pair_width": 0.2,
|
||||
"diff_pair_width": 0.12,
|
||||
"line_style": 0,
|
||||
"microvia_diameter": 0.3,
|
||||
"microvia_drill": 0.1,
|
||||
"name": "Default",
|
||||
"pcb_color": "rgba(0, 0, 0, 0.000)",
|
||||
"schematic_color": "rgba(0, 0, 0, 0.000)",
|
||||
"track_width": 0.25,
|
||||
"via_diameter": 0.6,
|
||||
"via_drill": 0.4,
|
||||
"track_width": 0.2,
|
||||
"via_diameter": 0.5,
|
||||
"via_drill": 0.2,
|
||||
"wire_width": 6.0
|
||||
},
|
||||
{
|
||||
"bus_width": 12.0,
|
||||
"clearance": 0.1,
|
||||
"diff_pair_gap": 0.1,
|
||||
"diff_pair_via_gap": 0.25,
|
||||
"diff_pair_width": 0.35,
|
||||
"line_style": 0,
|
||||
"microvia_diameter": 0.3,
|
||||
"microvia_drill": 0.1,
|
||||
"name": "50-Ohm",
|
||||
"nets": [
|
||||
"/fpga/CFG_CLK",
|
||||
"/transceiver/RF09CAP_N",
|
||||
"/transceiver/RF09CAP_P",
|
||||
"/transceiver/RF09N",
|
||||
"/transceiver/RF09P"
|
||||
],
|
||||
"pcb_color": "rgba(0, 0, 0, 0.000)",
|
||||
"schematic_color": "rgba(0, 0, 0, 0.000)",
|
||||
"track_width": 0.14,
|
||||
"via_diameter": 0.5,
|
||||
"via_drill": 0.2,
|
||||
"wire_width": 6.0
|
||||
}
|
||||
],
|
||||
|
|
|
|||
Loading…
Reference in New Issue