2018-07-25 20:37:32 -06:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2013-06-19 05:54:11 -06:00
|
|
|
/*
|
|
|
|
* rcar_du_crtc.c -- R-Car Display Unit CRTCs
|
|
|
|
*
|
2015-09-07 08:34:26 -06:00
|
|
|
* Copyright (C) 2013-2015 Renesas Electronics Corporation
|
2013-06-19 05:54:11 -06:00
|
|
|
*
|
|
|
|
* Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/clk.h>
|
|
|
|
#include <linux/mutex.h>
|
2017-06-20 13:35:44 -06:00
|
|
|
#include <linux/sys_soc.h>
|
2013-06-19 05:54:11 -06:00
|
|
|
|
|
|
|
#include <drm/drmP.h>
|
2015-02-20 02:30:59 -07:00
|
|
|
#include <drm/drm_atomic.h>
|
|
|
|
#include <drm/drm_atomic_helper.h>
|
2013-06-19 05:54:11 -06:00
|
|
|
#include <drm/drm_crtc.h>
|
|
|
|
#include <drm/drm_crtc_helper.h>
|
|
|
|
#include <drm/drm_fb_cma_helper.h>
|
|
|
|
#include <drm/drm_gem_cma_helper.h>
|
2014-10-29 03:03:57 -06:00
|
|
|
#include <drm/drm_plane_helper.h>
|
2013-06-19 05:54:11 -06:00
|
|
|
|
|
|
|
#include "rcar_du_crtc.h"
|
|
|
|
#include "rcar_du_drv.h"
|
|
|
|
#include "rcar_du_kms.h"
|
|
|
|
#include "rcar_du_plane.h"
|
|
|
|
#include "rcar_du_regs.h"
|
2015-09-07 08:14:58 -06:00
|
|
|
#include "rcar_du_vsp.h"
|
2013-06-19 05:54:11 -06:00
|
|
|
|
|
|
|
static u32 rcar_du_crtc_read(struct rcar_du_crtc *rcrtc, u32 reg)
|
|
|
|
{
|
2013-06-16 13:01:02 -06:00
|
|
|
struct rcar_du_device *rcdu = rcrtc->group->dev;
|
2013-06-19 05:54:11 -06:00
|
|
|
|
|
|
|
return rcar_du_read(rcdu, rcrtc->mmio_offset + reg);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void rcar_du_crtc_write(struct rcar_du_crtc *rcrtc, u32 reg, u32 data)
|
|
|
|
{
|
2013-06-16 13:01:02 -06:00
|
|
|
struct rcar_du_device *rcdu = rcrtc->group->dev;
|
2013-06-19 05:54:11 -06:00
|
|
|
|
|
|
|
rcar_du_write(rcdu, rcrtc->mmio_offset + reg, data);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void rcar_du_crtc_clr(struct rcar_du_crtc *rcrtc, u32 reg, u32 clr)
|
|
|
|
{
|
2013-06-16 13:01:02 -06:00
|
|
|
struct rcar_du_device *rcdu = rcrtc->group->dev;
|
2013-06-19 05:54:11 -06:00
|
|
|
|
|
|
|
rcar_du_write(rcdu, rcrtc->mmio_offset + reg,
|
|
|
|
rcar_du_read(rcdu, rcrtc->mmio_offset + reg) & ~clr);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void rcar_du_crtc_set(struct rcar_du_crtc *rcrtc, u32 reg, u32 set)
|
|
|
|
{
|
2013-06-16 13:01:02 -06:00
|
|
|
struct rcar_du_device *rcdu = rcrtc->group->dev;
|
2013-06-19 05:54:11 -06:00
|
|
|
|
|
|
|
rcar_du_write(rcdu, rcrtc->mmio_offset + reg,
|
|
|
|
rcar_du_read(rcdu, rcrtc->mmio_offset + reg) | set);
|
|
|
|
}
|
|
|
|
|
2018-08-22 07:05:02 -06:00
|
|
|
void rcar_du_crtc_dsysr_clr_set(struct rcar_du_crtc *rcrtc, u32 clr, u32 set)
|
2013-06-19 05:54:11 -06:00
|
|
|
{
|
2013-06-16 13:01:02 -06:00
|
|
|
struct rcar_du_device *rcdu = rcrtc->group->dev;
|
2013-06-19 05:54:11 -06:00
|
|
|
|
2018-08-22 07:05:02 -06:00
|
|
|
rcrtc->dsysr = (rcrtc->dsysr & ~clr) | set;
|
|
|
|
rcar_du_write(rcdu, rcrtc->mmio_offset + DSYSR, rcrtc->dsysr);
|
2013-06-19 05:54:11 -06:00
|
|
|
}
|
|
|
|
|
2015-02-18 04:42:40 -07:00
|
|
|
/* -----------------------------------------------------------------------------
|
|
|
|
* Hardware Setup
|
|
|
|
*/
|
|
|
|
|
2016-11-11 10:07:41 -07:00
|
|
|
struct dpll_info {
|
|
|
|
unsigned int output;
|
|
|
|
unsigned int fdpll;
|
|
|
|
unsigned int n;
|
|
|
|
unsigned int m;
|
|
|
|
};
|
|
|
|
|
|
|
|
static void rcar_du_dpll_divider(struct rcar_du_crtc *rcrtc,
|
|
|
|
struct dpll_info *dpll,
|
|
|
|
unsigned long input,
|
|
|
|
unsigned long target)
|
|
|
|
{
|
|
|
|
unsigned long best_diff = (unsigned long)-1;
|
|
|
|
unsigned long diff;
|
|
|
|
unsigned int fdpll;
|
|
|
|
unsigned int m;
|
|
|
|
unsigned int n;
|
|
|
|
|
drm: rcar-du: Calculate DPLLCR to be more small jitter
In general, PLL has VCO (= Voltage controlled oscillator),
one of the very important electronic feature called as "jitter"
is related to this VCO.
In academic generalism, VCO should be maximum to be more small jitter.
In high frequency clock, jitter will be large impact.
Thus, selecting Hi VCO is general theory.
fin fvco fout fclkout
in --> [1/M] --> |PD| -> [LPF] -> [VCO] -> [1/P] -+-> [1/FDPLL] -> out
+-> | | |
| |
+-----------------[1/N]<-------------+
fclkout = fvco / P / FDPLL -- (1)
In PD, it will loop until fin/M = fvco/P/N
fvco = fin * P * N / M -- (2)
(1) + (2) indicates
fclkout = fin * N / M / FDPLL
In this device, N = (n + 1), M = (m + 1), P = 2, FDPLL = (fdpll + 1).
fclkout = fin * (n + 1) / (m + 1) / (fdpll + 1)
This is the datasheet formula.
One note here is that it should be 2kHz < fvco < 4096MHz
To be smaller jitter, fvco should be maximum,
in other words, N as large as possible, M as small as possible driver
should select. Here, basically M=1.
This patch do it.
Reported-by: HIROSHI INOSE <hiroshi.inose.rb@renesas.com>
Signed-off-by: Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
Reviewed-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
[Small clarifications in comments, renamed finnm to fout]
Signed-off-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
2017-12-17 17:35:56 -07:00
|
|
|
/*
|
|
|
|
* fin fvco fout fclkout
|
|
|
|
* in --> [1/M] --> |PD| -> [LPF] -> [VCO] -> [1/P] -+-> [1/FDPLL] -> out
|
|
|
|
* +-> | | |
|
|
|
|
* | |
|
|
|
|
* +---------------- [1/N] <------------+
|
|
|
|
*
|
|
|
|
* fclkout = fvco / P / FDPLL -- (1)
|
|
|
|
*
|
|
|
|
* fin/M = fvco/P/N
|
|
|
|
*
|
|
|
|
* fvco = fin * P * N / M -- (2)
|
|
|
|
*
|
|
|
|
* (1) + (2) indicates
|
|
|
|
*
|
|
|
|
* fclkout = fin * N / M / FDPLL
|
|
|
|
*
|
|
|
|
* NOTES
|
|
|
|
* N : (n + 1)
|
|
|
|
* M : (m + 1)
|
|
|
|
* FDPLL : (fdpll + 1)
|
|
|
|
* P : 2
|
|
|
|
* 2kHz < fvco < 4096MHz
|
|
|
|
*
|
|
|
|
* To minimize the jitter,
|
|
|
|
* N : as large as possible
|
|
|
|
* M : as small as possible
|
|
|
|
*/
|
|
|
|
for (m = 0; m < 4; m++) {
|
|
|
|
for (n = 119; n > 38; n--) {
|
|
|
|
/*
|
|
|
|
* This code only runs on 64-bit architectures, the
|
|
|
|
* unsigned long type can thus be used for 64-bit
|
|
|
|
* computation. It will still compile without any
|
|
|
|
* warning on 32-bit architectures.
|
|
|
|
*
|
|
|
|
* To optimize calculations, use fout instead of fvco
|
|
|
|
* to verify the VCO frequency constraint.
|
|
|
|
*/
|
|
|
|
unsigned long fout = input * (n + 1) / (m + 1);
|
|
|
|
|
|
|
|
if (fout < 1000 || fout > 2048 * 1000 * 1000U)
|
|
|
|
continue;
|
|
|
|
|
2016-11-11 10:07:41 -07:00
|
|
|
for (fdpll = 1; fdpll < 32; fdpll++) {
|
|
|
|
unsigned long output;
|
|
|
|
|
drm: rcar-du: Calculate DPLLCR to be more small jitter
In general, PLL has VCO (= Voltage controlled oscillator),
one of the very important electronic feature called as "jitter"
is related to this VCO.
In academic generalism, VCO should be maximum to be more small jitter.
In high frequency clock, jitter will be large impact.
Thus, selecting Hi VCO is general theory.
fin fvco fout fclkout
in --> [1/M] --> |PD| -> [LPF] -> [VCO] -> [1/P] -+-> [1/FDPLL] -> out
+-> | | |
| |
+-----------------[1/N]<-------------+
fclkout = fvco / P / FDPLL -- (1)
In PD, it will loop until fin/M = fvco/P/N
fvco = fin * P * N / M -- (2)
(1) + (2) indicates
fclkout = fin * N / M / FDPLL
In this device, N = (n + 1), M = (m + 1), P = 2, FDPLL = (fdpll + 1).
fclkout = fin * (n + 1) / (m + 1) / (fdpll + 1)
This is the datasheet formula.
One note here is that it should be 2kHz < fvco < 4096MHz
To be smaller jitter, fvco should be maximum,
in other words, N as large as possible, M as small as possible driver
should select. Here, basically M=1.
This patch do it.
Reported-by: HIROSHI INOSE <hiroshi.inose.rb@renesas.com>
Signed-off-by: Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
Reviewed-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
[Small clarifications in comments, renamed finnm to fout]
Signed-off-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
2017-12-17 17:35:56 -07:00
|
|
|
output = fout / (fdpll + 1);
|
2017-12-17 17:35:18 -07:00
|
|
|
if (output >= 400 * 1000 * 1000)
|
2016-11-11 10:07:41 -07:00
|
|
|
continue;
|
|
|
|
|
|
|
|
diff = abs((long)output - (long)target);
|
|
|
|
if (best_diff > diff) {
|
|
|
|
best_diff = diff;
|
|
|
|
dpll->n = n;
|
|
|
|
dpll->m = m;
|
|
|
|
dpll->fdpll = fdpll;
|
|
|
|
dpll->output = output;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (diff == 0)
|
|
|
|
goto done;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
done:
|
|
|
|
dev_dbg(rcrtc->group->dev->dev,
|
|
|
|
"output:%u, fdpll:%u, n:%u, m:%u, diff:%lu\n",
|
|
|
|
dpll->output, dpll->fdpll, dpll->n, dpll->m,
|
|
|
|
best_diff);
|
|
|
|
}
|
|
|
|
|
2018-08-20 09:26:17 -06:00
|
|
|
struct du_clk_params {
|
|
|
|
struct clk *clk;
|
|
|
|
unsigned long rate;
|
|
|
|
unsigned long diff;
|
|
|
|
u32 escr;
|
|
|
|
};
|
|
|
|
|
|
|
|
static void rcar_du_escr_divider(struct clk *clk, unsigned long target,
|
|
|
|
u32 escr, struct du_clk_params *params)
|
|
|
|
{
|
|
|
|
unsigned long rate;
|
|
|
|
unsigned long diff;
|
|
|
|
u32 div;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* If the target rate has already been achieved perfectly we can't do
|
|
|
|
* better.
|
|
|
|
*/
|
|
|
|
if (params->diff == 0)
|
|
|
|
return;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Compute the input clock rate and internal divisor values to obtain
|
|
|
|
* the clock rate closest to the target frequency.
|
|
|
|
*/
|
|
|
|
rate = clk_round_rate(clk, target);
|
|
|
|
div = clamp(DIV_ROUND_CLOSEST(rate, target), 1UL, 64UL) - 1;
|
|
|
|
diff = abs(rate / (div + 1) - target);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Store the parameters if the resulting frequency is better than any
|
|
|
|
* previously calculated value.
|
|
|
|
*/
|
|
|
|
if (diff < params->diff) {
|
|
|
|
params->clk = clk;
|
|
|
|
params->rate = rate;
|
|
|
|
params->diff = diff;
|
|
|
|
params->escr = escr | div;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2017-06-20 13:35:44 -06:00
|
|
|
static const struct soc_device_attribute rcar_du_r8a7795_es1[] = {
|
|
|
|
{ .soc_id = "r8a7795", .revision = "ES1.*" },
|
|
|
|
{ /* sentinel */ }
|
|
|
|
};
|
|
|
|
|
2013-06-19 05:54:11 -06:00
|
|
|
static void rcar_du_crtc_set_display_timing(struct rcar_du_crtc *rcrtc)
|
|
|
|
{
|
2015-02-18 06:47:27 -07:00
|
|
|
const struct drm_display_mode *mode = &rcrtc->crtc.state->adjusted_mode;
|
2016-11-11 10:07:41 -07:00
|
|
|
struct rcar_du_device *rcdu = rcrtc->group->dev;
|
2014-12-08 15:24:49 -07:00
|
|
|
unsigned long mode_clock = mode->clock * 1000;
|
2018-07-27 06:29:08 -06:00
|
|
|
u32 dsmr;
|
2014-12-08 15:24:49 -07:00
|
|
|
u32 escr;
|
2013-06-19 05:54:11 -06:00
|
|
|
|
2018-08-22 01:21:47 -06:00
|
|
|
if (rcdu->info->dpll_mask & (1 << rcrtc->index)) {
|
2018-07-27 06:29:08 -06:00
|
|
|
unsigned long target = mode_clock;
|
2016-11-11 10:07:41 -07:00
|
|
|
struct dpll_info dpll = { 0 };
|
2014-12-08 15:24:49 -07:00
|
|
|
unsigned long extclk;
|
2018-07-27 06:29:08 -06:00
|
|
|
u32 dpllcr;
|
|
|
|
u32 div = 0;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* DU channels that have a display PLL can't use the internal
|
|
|
|
* system clock, and have no internal clock divider.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The H3 ES1.x exhibits dot clock duty cycle stability issues.
|
|
|
|
* We can work around them by configuring the DPLL to twice the
|
|
|
|
* desired frequency, coupled with a /2 post-divider. Restrict
|
|
|
|
* the workaround to H3 ES1.x as ES2.0 and all other SoCs have
|
|
|
|
* no post-divider when a display PLL is present (as shown by
|
|
|
|
* the workaround breaking HDMI output on M3-W during testing).
|
|
|
|
*/
|
|
|
|
if (soc_device_match(rcar_du_r8a7795_es1)) {
|
|
|
|
target *= 2;
|
|
|
|
div = 1;
|
2016-11-11 10:07:41 -07:00
|
|
|
}
|
|
|
|
|
2018-07-27 06:29:08 -06:00
|
|
|
extclk = clk_get_rate(rcrtc->extclock);
|
|
|
|
rcar_du_dpll_divider(rcrtc, &dpll, extclk, target);
|
|
|
|
|
|
|
|
dpllcr = DPLLCR_CODE | DPLLCR_CLKE
|
|
|
|
| DPLLCR_FDPLL(dpll.fdpll)
|
|
|
|
| DPLLCR_N(dpll.n) | DPLLCR_M(dpll.m)
|
|
|
|
| DPLLCR_STBY;
|
|
|
|
|
|
|
|
if (rcrtc->index == 1)
|
|
|
|
dpllcr |= DPLLCR_PLCS1
|
|
|
|
| DPLLCR_INCS_DOTCLKIN1;
|
|
|
|
else
|
|
|
|
dpllcr |= DPLLCR_PLCS0
|
|
|
|
| DPLLCR_INCS_DOTCLKIN0;
|
|
|
|
|
|
|
|
rcar_du_group_write(rcrtc->group, DPLLCR, dpllcr);
|
|
|
|
|
|
|
|
escr = ESCR_DCLKSEL_DCLKIN | div;
|
drm: rcar-du: Use LVDS PLL clock as dot clock when possible
On selected SoCs, the DU can use the clock output by the LVDS encoder
PLL as its input dot clock. This feature is optional, but on the D3 and
E3 SoC it is often the only way to obtain a precise dot clock frequency,
as the other available clocks (CPG-generated clock and external clock)
usually have fixed rates.
Add a DU model information field to describe which DU channels can use
the LVDS PLL output clock as their input clock, and configure clock
routing accordingly.
This feature is available on H2, M2-W, M2-N, D3 and E3 SoCs, with D3 and
E3 being the primary targets. It is left disabled in this commit, and
will be enabled per-SoC after careful testing.
At the hardware level, clock routing is configured at runtime in two
steps, first selecting an internal dot clock between the LVDS PLL clock
and the external DOTCLKIN clock, and then selecting between the internal
dot clock and the CPG-generated clock. The first part requires stopping
the whole DU group in order for the change to take effect, thus causing
flickering on the screen. For this reason we currently hardcode the
clock source to the LVDS PLL clock if available, and allow flicker-free
selection of the external DOTCLKIN clock or CPG-generated clock
otherwise. A more dynamic clock selection process can be implemented
later if the need arises.
Signed-off-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
Tested-by: Jacopo Mondi <jacopo+renesas@jmondi.org>
Reviewed-by: Jacopo Mondi <jacopo+renesas@jmondi.org>
2018-08-21 12:31:04 -06:00
|
|
|
} else if (rcdu->info->lvds_clk_mask & BIT(rcrtc->index)) {
|
|
|
|
/*
|
|
|
|
* Use the LVDS PLL output as the dot clock when outputting to
|
|
|
|
* the LVDS encoder on an SoC that supports this clock routing
|
|
|
|
* option. We use the clock directly in that case, without any
|
|
|
|
* additional divider.
|
|
|
|
*/
|
|
|
|
escr = ESCR_DCLKSEL_DCLKIN;
|
2018-07-27 06:29:08 -06:00
|
|
|
} else {
|
2018-08-20 09:26:17 -06:00
|
|
|
struct du_clk_params params = { .diff = (unsigned long)-1 };
|
2018-07-27 06:29:08 -06:00
|
|
|
|
2018-08-20 09:26:17 -06:00
|
|
|
rcar_du_escr_divider(rcrtc->clock, mode_clock,
|
|
|
|
ESCR_DCLKSEL_CLKS, ¶ms);
|
|
|
|
if (rcrtc->extclock)
|
|
|
|
rcar_du_escr_divider(rcrtc->extclock, mode_clock,
|
|
|
|
ESCR_DCLKSEL_DCLKIN, ¶ms);
|
2018-07-27 06:29:08 -06:00
|
|
|
|
2018-08-20 09:26:17 -06:00
|
|
|
dev_dbg(rcrtc->group->dev->dev, "mode clock %lu %s rate %lu\n",
|
|
|
|
mode_clock, params.clk == rcrtc->clock ? "cpg" : "ext",
|
|
|
|
params.rate);
|
2018-07-27 06:29:08 -06:00
|
|
|
|
2018-08-20 09:26:17 -06:00
|
|
|
clk_set_rate(params.clk, params.rate);
|
|
|
|
escr = params.escr;
|
2014-12-08 15:24:49 -07:00
|
|
|
}
|
2013-06-19 05:54:11 -06:00
|
|
|
|
2018-08-20 09:26:17 -06:00
|
|
|
dev_dbg(rcrtc->group->dev->dev, "%s: ESCR 0x%08x\n", __func__, escr);
|
|
|
|
|
2018-08-22 01:21:48 -06:00
|
|
|
rcar_du_crtc_write(rcrtc, rcrtc->index % 2 ? ESCR13 : ESCR02, escr);
|
|
|
|
rcar_du_crtc_write(rcrtc, rcrtc->index % 2 ? OTAR13 : OTAR02, 0);
|
2013-06-19 05:54:11 -06:00
|
|
|
|
|
|
|
/* Signal polarities */
|
2018-07-27 06:29:08 -06:00
|
|
|
dsmr = ((mode->flags & DRM_MODE_FLAG_PVSYNC) ? DSMR_VSL : 0)
|
|
|
|
| ((mode->flags & DRM_MODE_FLAG_PHSYNC) ? DSMR_HSL : 0)
|
|
|
|
| ((mode->flags & DRM_MODE_FLAG_INTERLACE) ? DSMR_ODEV : 0)
|
|
|
|
| DSMR_DIPM_DISP | DSMR_CSPM;
|
|
|
|
rcar_du_crtc_write(rcrtc, DSMR, dsmr);
|
2013-06-19 05:54:11 -06:00
|
|
|
|
|
|
|
/* Display timings */
|
|
|
|
rcar_du_crtc_write(rcrtc, HDSR, mode->htotal - mode->hsync_start - 19);
|
|
|
|
rcar_du_crtc_write(rcrtc, HDER, mode->htotal - mode->hsync_start +
|
|
|
|
mode->hdisplay - 19);
|
|
|
|
rcar_du_crtc_write(rcrtc, HSWR, mode->hsync_end -
|
|
|
|
mode->hsync_start - 1);
|
|
|
|
rcar_du_crtc_write(rcrtc, HCR, mode->htotal - 1);
|
|
|
|
|
2014-12-09 10:11:18 -07:00
|
|
|
rcar_du_crtc_write(rcrtc, VDSR, mode->crtc_vtotal -
|
|
|
|
mode->crtc_vsync_end - 2);
|
|
|
|
rcar_du_crtc_write(rcrtc, VDER, mode->crtc_vtotal -
|
|
|
|
mode->crtc_vsync_end +
|
|
|
|
mode->crtc_vdisplay - 2);
|
|
|
|
rcar_du_crtc_write(rcrtc, VSPR, mode->crtc_vtotal -
|
|
|
|
mode->crtc_vsync_end +
|
|
|
|
mode->crtc_vsync_start - 1);
|
|
|
|
rcar_du_crtc_write(rcrtc, VCR, mode->crtc_vtotal - 1);
|
2013-06-19 05:54:11 -06:00
|
|
|
|
2016-04-18 01:31:30 -06:00
|
|
|
rcar_du_crtc_write(rcrtc, DESR, mode->htotal - mode->hsync_start - 1);
|
2013-06-19 05:54:11 -06:00
|
|
|
rcar_du_crtc_write(rcrtc, DEWR, mode->hdisplay);
|
|
|
|
}
|
|
|
|
|
2013-06-16 19:13:11 -06:00
|
|
|
void rcar_du_crtc_route_output(struct drm_crtc *crtc,
|
|
|
|
enum rcar_du_output output)
|
2013-06-19 05:54:11 -06:00
|
|
|
{
|
|
|
|
struct rcar_du_crtc *rcrtc = to_rcar_crtc(crtc);
|
2013-06-16 19:13:11 -06:00
|
|
|
struct rcar_du_device *rcdu = rcrtc->group->dev;
|
2013-06-19 05:54:11 -06:00
|
|
|
|
2017-07-10 16:13:20 -06:00
|
|
|
/*
|
|
|
|
* Store the route from the CRTC output to the DU output. The DU will be
|
2013-06-19 05:54:11 -06:00
|
|
|
* configured when starting the CRTC.
|
|
|
|
*/
|
2013-06-16 19:13:11 -06:00
|
|
|
rcrtc->outputs |= BIT(output);
|
2013-06-16 19:20:08 -06:00
|
|
|
|
2017-07-10 16:13:20 -06:00
|
|
|
/*
|
|
|
|
* Store RGB routing to DPAD0, the hardware will be configured when
|
2014-12-08 15:21:12 -07:00
|
|
|
* starting the CRTC.
|
|
|
|
*/
|
|
|
|
if (output == RCAR_DU_OUTPUT_DPAD0)
|
2013-06-16 19:20:08 -06:00
|
|
|
rcdu->dpad0_source = rcrtc->index;
|
2013-06-19 05:54:11 -06:00
|
|
|
}
|
|
|
|
|
2015-02-22 17:36:31 -07:00
|
|
|
static unsigned int plane_zpos(struct rcar_du_plane *plane)
|
|
|
|
{
|
2016-07-22 06:28:27 -06:00
|
|
|
return plane->plane.state->normalized_zpos;
|
2015-02-22 17:36:31 -07:00
|
|
|
}
|
|
|
|
|
2015-02-22 17:59:35 -07:00
|
|
|
static const struct rcar_du_format_info *
|
|
|
|
plane_format(struct rcar_du_plane *plane)
|
|
|
|
{
|
2015-04-28 15:48:17 -06:00
|
|
|
return to_rcar_plane_state(plane->plane.state)->format;
|
2015-02-22 17:59:35 -07:00
|
|
|
}
|
|
|
|
|
2015-02-22 16:39:13 -07:00
|
|
|
static void rcar_du_crtc_update_planes(struct rcar_du_crtc *rcrtc)
|
2013-06-19 05:54:11 -06:00
|
|
|
{
|
|
|
|
struct rcar_du_plane *planes[RCAR_DU_NUM_HW_PLANES];
|
2015-09-07 08:14:58 -06:00
|
|
|
struct rcar_du_device *rcdu = rcrtc->group->dev;
|
2013-06-19 05:54:11 -06:00
|
|
|
unsigned int num_planes = 0;
|
2015-04-28 09:01:45 -06:00
|
|
|
unsigned int dptsr_planes;
|
|
|
|
unsigned int hwplanes = 0;
|
2013-06-19 05:54:11 -06:00
|
|
|
unsigned int prio = 0;
|
|
|
|
unsigned int i;
|
|
|
|
u32 dspr = 0;
|
|
|
|
|
2015-05-25 07:32:45 -06:00
|
|
|
for (i = 0; i < rcrtc->group->num_planes; ++i) {
|
2015-04-28 15:05:56 -06:00
|
|
|
struct rcar_du_plane *plane = &rcrtc->group->planes[i];
|
2013-06-19 05:54:11 -06:00
|
|
|
unsigned int j;
|
|
|
|
|
2017-08-15 09:52:04 -06:00
|
|
|
if (plane->plane.state->crtc != &rcrtc->crtc ||
|
|
|
|
!plane->plane.state->visible)
|
2013-06-19 05:54:11 -06:00
|
|
|
continue;
|
|
|
|
|
|
|
|
/* Insert the plane in the sorted planes array. */
|
|
|
|
for (j = num_planes++; j > 0; --j) {
|
2015-02-22 17:36:31 -07:00
|
|
|
if (plane_zpos(planes[j-1]) <= plane_zpos(plane))
|
2013-06-19 05:54:11 -06:00
|
|
|
break;
|
|
|
|
planes[j] = planes[j-1];
|
|
|
|
}
|
|
|
|
|
|
|
|
planes[j] = plane;
|
2015-02-22 17:59:35 -07:00
|
|
|
prio += plane_format(plane)->planes * 4;
|
2013-06-19 05:54:11 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
for (i = 0; i < num_planes; ++i) {
|
|
|
|
struct rcar_du_plane *plane = planes[i];
|
2015-02-25 09:27:19 -07:00
|
|
|
struct drm_plane_state *state = plane->plane.state;
|
2015-04-28 15:48:17 -06:00
|
|
|
unsigned int index = to_rcar_plane_state(state)->hwindex;
|
2013-06-19 05:54:11 -06:00
|
|
|
|
|
|
|
prio -= 4;
|
|
|
|
dspr |= (index + 1) << prio;
|
2015-04-28 09:01:45 -06:00
|
|
|
hwplanes |= 1 << index;
|
2013-06-19 05:54:11 -06:00
|
|
|
|
2015-02-22 17:59:35 -07:00
|
|
|
if (plane_format(plane)->planes == 2) {
|
2013-06-19 05:54:11 -06:00
|
|
|
index = (index + 1) % 8;
|
|
|
|
|
|
|
|
prio -= 4;
|
|
|
|
dspr |= (index + 1) << prio;
|
2015-04-28 09:01:45 -06:00
|
|
|
hwplanes |= 1 << index;
|
2013-06-19 05:54:11 -06:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2015-09-07 08:14:58 -06:00
|
|
|
/* If VSP+DU integration is enabled the plane assignment is fixed. */
|
|
|
|
if (rcar_du_has(rcdu, RCAR_DU_FEATURE_VSP1_SOURCE)) {
|
2015-09-07 08:34:26 -06:00
|
|
|
if (rcdu->info->gen < 3) {
|
|
|
|
dspr = (rcrtc->index % 2) + 1;
|
|
|
|
hwplanes = 1 << (rcrtc->index % 2);
|
|
|
|
} else {
|
|
|
|
dspr = (rcrtc->index % 2) ? 3 : 1;
|
|
|
|
hwplanes = 1 << ((rcrtc->index % 2) ? 2 : 0);
|
|
|
|
}
|
2015-09-07 08:14:58 -06:00
|
|
|
}
|
|
|
|
|
2017-07-10 16:13:20 -06:00
|
|
|
/*
|
|
|
|
* Update the planes to display timing and dot clock generator
|
2015-04-28 09:01:45 -06:00
|
|
|
* associations.
|
|
|
|
*
|
|
|
|
* Updating the DPTSR register requires restarting the CRTC group,
|
|
|
|
* resulting in visible flicker. To mitigate the issue only update the
|
|
|
|
* association if needed by enabled planes. Planes being disabled will
|
|
|
|
* keep their current association.
|
2013-06-19 05:54:11 -06:00
|
|
|
*/
|
2015-04-28 09:01:45 -06:00
|
|
|
mutex_lock(&rcrtc->group->lock);
|
|
|
|
|
|
|
|
dptsr_planes = rcrtc->index % 2 ? rcrtc->group->dptsr_planes | hwplanes
|
|
|
|
: rcrtc->group->dptsr_planes & ~hwplanes;
|
|
|
|
|
|
|
|
if (dptsr_planes != rcrtc->group->dptsr_planes) {
|
|
|
|
rcar_du_group_write(rcrtc->group, DPTSR,
|
|
|
|
(dptsr_planes << 16) | dptsr_planes);
|
|
|
|
rcrtc->group->dptsr_planes = dptsr_planes;
|
|
|
|
|
|
|
|
if (rcrtc->group->used_crtcs)
|
|
|
|
rcar_du_group_restart(rcrtc->group);
|
2013-06-19 05:54:11 -06:00
|
|
|
}
|
|
|
|
|
2013-08-23 18:17:03 -06:00
|
|
|
/* Restart the group if plane sources have changed. */
|
|
|
|
if (rcrtc->group->need_restart)
|
|
|
|
rcar_du_group_restart(rcrtc->group);
|
|
|
|
|
2015-04-28 09:01:45 -06:00
|
|
|
mutex_unlock(&rcrtc->group->lock);
|
|
|
|
|
2013-06-16 16:29:25 -06:00
|
|
|
rcar_du_group_write(rcrtc->group, rcrtc->index % 2 ? DS2PR : DS1PR,
|
|
|
|
dspr);
|
2013-06-19 05:54:11 -06:00
|
|
|
}
|
|
|
|
|
2015-02-18 04:42:40 -07:00
|
|
|
/* -----------------------------------------------------------------------------
|
|
|
|
* Page Flip
|
|
|
|
*/
|
|
|
|
|
2017-03-03 19:01:19 -07:00
|
|
|
void rcar_du_crtc_finish_page_flip(struct rcar_du_crtc *rcrtc)
|
2015-02-18 04:42:40 -07:00
|
|
|
{
|
|
|
|
struct drm_pending_vblank_event *event;
|
|
|
|
struct drm_device *dev = rcrtc->crtc.dev;
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&dev->event_lock, flags);
|
|
|
|
event = rcrtc->event;
|
|
|
|
rcrtc->event = NULL;
|
|
|
|
spin_unlock_irqrestore(&dev->event_lock, flags);
|
|
|
|
|
|
|
|
if (event == NULL)
|
|
|
|
return;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&dev->event_lock, flags);
|
2016-04-14 11:48:20 -06:00
|
|
|
drm_crtc_send_vblank_event(&rcrtc->crtc, event);
|
2015-02-18 04:21:56 -07:00
|
|
|
wake_up(&rcrtc->flip_wait);
|
2015-02-18 04:42:40 -07:00
|
|
|
spin_unlock_irqrestore(&dev->event_lock, flags);
|
|
|
|
|
2015-02-18 04:14:46 -07:00
|
|
|
drm_crtc_vblank_put(&rcrtc->crtc);
|
2015-02-18 04:42:40 -07:00
|
|
|
}
|
|
|
|
|
2015-02-18 04:21:56 -07:00
|
|
|
static bool rcar_du_crtc_page_flip_pending(struct rcar_du_crtc *rcrtc)
|
|
|
|
{
|
|
|
|
struct drm_device *dev = rcrtc->crtc.dev;
|
|
|
|
unsigned long flags;
|
|
|
|
bool pending;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&dev->event_lock, flags);
|
|
|
|
pending = rcrtc->event != NULL;
|
|
|
|
spin_unlock_irqrestore(&dev->event_lock, flags);
|
|
|
|
|
|
|
|
return pending;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void rcar_du_crtc_wait_page_flip(struct rcar_du_crtc *rcrtc)
|
|
|
|
{
|
|
|
|
struct rcar_du_device *rcdu = rcrtc->group->dev;
|
|
|
|
|
|
|
|
if (wait_event_timeout(rcrtc->flip_wait,
|
|
|
|
!rcar_du_crtc_page_flip_pending(rcrtc),
|
|
|
|
msecs_to_jiffies(50)))
|
|
|
|
return;
|
|
|
|
|
|
|
|
dev_warn(rcdu->dev, "page flip timeout\n");
|
|
|
|
|
|
|
|
rcar_du_crtc_finish_page_flip(rcrtc);
|
|
|
|
}
|
|
|
|
|
2015-02-18 04:42:40 -07:00
|
|
|
/* -----------------------------------------------------------------------------
|
|
|
|
* Start/Stop and Suspend/Resume
|
|
|
|
*/
|
|
|
|
|
2017-06-27 04:18:38 -06:00
|
|
|
static void rcar_du_crtc_setup(struct rcar_du_crtc *rcrtc)
|
2013-06-19 05:54:11 -06:00
|
|
|
{
|
|
|
|
/* Set display off and background to black */
|
|
|
|
rcar_du_crtc_write(rcrtc, DOOR, DOOR_RGB(0, 0, 0));
|
|
|
|
rcar_du_crtc_write(rcrtc, BPOR, BPOR_RGB(0, 0, 0));
|
|
|
|
|
|
|
|
/* Configure display timings and output routing */
|
|
|
|
rcar_du_crtc_set_display_timing(rcrtc);
|
2013-06-16 16:11:05 -06:00
|
|
|
rcar_du_group_set_routing(rcrtc->group);
|
2013-06-19 05:54:11 -06:00
|
|
|
|
2015-02-22 16:39:13 -07:00
|
|
|
/* Start with all planes disabled. */
|
|
|
|
rcar_du_group_write(rcrtc->group, rcrtc->index % 2 ? DS2PR : DS1PR, 0);
|
2013-06-19 05:54:11 -06:00
|
|
|
|
2017-06-27 04:18:38 -06:00
|
|
|
/* Enable the VSP compositor. */
|
|
|
|
if (rcar_du_has(rcrtc->group->dev, RCAR_DU_FEATURE_VSP1_SOURCE))
|
|
|
|
rcar_du_vsp_enable(rcrtc);
|
|
|
|
|
|
|
|
/* Turn vertical blanking interrupt reporting on. */
|
|
|
|
drm_crtc_vblank_on(&rcrtc->crtc);
|
|
|
|
}
|
|
|
|
|
2017-07-13 18:26:17 -06:00
|
|
|
static int rcar_du_crtc_get(struct rcar_du_crtc *rcrtc)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Guard against double-get, as the function is called from both the
|
|
|
|
* .atomic_enable() and .atomic_begin() handlers.
|
|
|
|
*/
|
|
|
|
if (rcrtc->initialized)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
ret = clk_prepare_enable(rcrtc->clock);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
ret = clk_prepare_enable(rcrtc->extclock);
|
|
|
|
if (ret < 0)
|
|
|
|
goto error_clock;
|
|
|
|
|
|
|
|
ret = rcar_du_group_get(rcrtc->group);
|
|
|
|
if (ret < 0)
|
|
|
|
goto error_group;
|
|
|
|
|
|
|
|
rcar_du_crtc_setup(rcrtc);
|
|
|
|
rcrtc->initialized = true;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
error_group:
|
|
|
|
clk_disable_unprepare(rcrtc->extclock);
|
|
|
|
error_clock:
|
|
|
|
clk_disable_unprepare(rcrtc->clock);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void rcar_du_crtc_put(struct rcar_du_crtc *rcrtc)
|
|
|
|
{
|
|
|
|
rcar_du_group_put(rcrtc->group);
|
|
|
|
|
|
|
|
clk_disable_unprepare(rcrtc->extclock);
|
|
|
|
clk_disable_unprepare(rcrtc->clock);
|
|
|
|
|
|
|
|
rcrtc->initialized = false;
|
|
|
|
}
|
|
|
|
|
2017-06-27 04:18:38 -06:00
|
|
|
static void rcar_du_crtc_start(struct rcar_du_crtc *rcrtc)
|
|
|
|
{
|
|
|
|
bool interlaced;
|
|
|
|
|
2017-07-10 16:13:20 -06:00
|
|
|
/*
|
|
|
|
* Select master sync mode. This enables display operation in master
|
2013-06-19 05:54:11 -06:00
|
|
|
* sync mode (with the HSYNC and VSYNC signals configured as outputs and
|
|
|
|
* actively driven).
|
|
|
|
*/
|
2014-12-09 10:11:18 -07:00
|
|
|
interlaced = rcrtc->crtc.mode.flags & DRM_MODE_FLAG_INTERLACE;
|
2018-08-22 07:05:02 -06:00
|
|
|
rcar_du_crtc_dsysr_clr_set(rcrtc, DSYSR_TVM_MASK | DSYSR_SCM_MASK,
|
|
|
|
(interlaced ? DSYSR_SCM_INT_VIDEO : 0) |
|
|
|
|
DSYSR_TVM_MASTER);
|
2013-06-19 05:54:11 -06:00
|
|
|
|
2013-06-16 13:01:02 -06:00
|
|
|
rcar_du_group_start_stop(rcrtc->group, true);
|
2013-06-19 05:54:11 -06:00
|
|
|
}
|
|
|
|
|
2017-07-28 17:31:33 -06:00
|
|
|
static void rcar_du_crtc_disable_planes(struct rcar_du_crtc *rcrtc)
|
|
|
|
{
|
|
|
|
struct rcar_du_device *rcdu = rcrtc->group->dev;
|
|
|
|
struct drm_crtc *crtc = &rcrtc->crtc;
|
|
|
|
u32 status;
|
|
|
|
|
|
|
|
/* Make sure vblank interrupts are enabled. */
|
|
|
|
drm_crtc_vblank_get(crtc);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Disable planes and calculate how many vertical blanking interrupts we
|
|
|
|
* have to wait for. If a vertical blanking interrupt has been triggered
|
|
|
|
* but not processed yet, we don't know whether it occurred before or
|
|
|
|
* after the planes got disabled. We thus have to wait for two vblank
|
|
|
|
* interrupts in that case.
|
|
|
|
*/
|
|
|
|
spin_lock_irq(&rcrtc->vblank_lock);
|
|
|
|
rcar_du_group_write(rcrtc->group, rcrtc->index % 2 ? DS2PR : DS1PR, 0);
|
|
|
|
status = rcar_du_crtc_read(rcrtc, DSSR);
|
|
|
|
rcrtc->vblank_count = status & DSSR_VBK ? 2 : 1;
|
|
|
|
spin_unlock_irq(&rcrtc->vblank_lock);
|
|
|
|
|
|
|
|
if (!wait_event_timeout(rcrtc->vblank_wait, rcrtc->vblank_count == 0,
|
|
|
|
msecs_to_jiffies(100)))
|
|
|
|
dev_warn(rcdu->dev, "vertical blanking timeout\n");
|
|
|
|
|
|
|
|
drm_crtc_vblank_put(crtc);
|
|
|
|
}
|
|
|
|
|
2013-06-19 05:54:11 -06:00
|
|
|
static void rcar_du_crtc_stop(struct rcar_du_crtc *rcrtc)
|
|
|
|
{
|
|
|
|
struct drm_crtc *crtc = &rcrtc->crtc;
|
|
|
|
|
2017-07-10 16:13:20 -06:00
|
|
|
/*
|
|
|
|
* Disable all planes and wait for the change to take effect. This is
|
2017-07-28 17:31:33 -06:00
|
|
|
* required as the plane enable registers are updated on vblank, and no
|
|
|
|
* vblank will occur once the CRTC is stopped. Disabling planes when
|
|
|
|
* starting the CRTC thus wouldn't be enough as it would start scanning
|
|
|
|
* out immediately from old frame buffers until the next vblank.
|
2015-05-14 06:01:47 -06:00
|
|
|
*
|
|
|
|
* This increases the CRTC stop delay, especially when multiple CRTCs
|
|
|
|
* are stopped in one operation as we now wait for one vblank per CRTC.
|
|
|
|
* Whether this can be improved needs to be researched.
|
|
|
|
*/
|
2017-07-28 17:31:33 -06:00
|
|
|
rcar_du_crtc_disable_planes(rcrtc);
|
2015-05-14 06:01:47 -06:00
|
|
|
|
2017-07-10 16:13:20 -06:00
|
|
|
/*
|
|
|
|
* Disable vertical blanking interrupt reporting. We first need to wait
|
2015-02-18 04:14:46 -07:00
|
|
|
* for page flip completion before stopping the CRTC as userspace
|
|
|
|
* expects page flips to eventually complete.
|
2015-02-18 04:21:56 -07:00
|
|
|
*/
|
|
|
|
rcar_du_crtc_wait_page_flip(rcrtc);
|
2015-02-18 04:14:46 -07:00
|
|
|
drm_crtc_vblank_off(crtc);
|
2015-02-18 04:21:56 -07:00
|
|
|
|
2015-09-07 08:14:58 -06:00
|
|
|
/* Disable the VSP compositor. */
|
|
|
|
if (rcar_du_has(rcrtc->group->dev, RCAR_DU_FEATURE_VSP1_SOURCE))
|
|
|
|
rcar_du_vsp_disable(rcrtc);
|
|
|
|
|
2017-07-10 16:13:20 -06:00
|
|
|
/*
|
|
|
|
* Select switch sync mode. This stops display operation and configures
|
2013-06-19 05:54:11 -06:00
|
|
|
* the HSYNC and VSYNC signals as inputs.
|
2018-08-22 07:21:33 -06:00
|
|
|
*
|
|
|
|
* TODO: Find another way to stop the display for DUs that don't support
|
|
|
|
* TVM sync.
|
2013-06-19 05:54:11 -06:00
|
|
|
*/
|
2018-08-22 07:21:33 -06:00
|
|
|
if (rcar_du_has(rcrtc->group->dev, RCAR_DU_FEATURE_TVM_SYNC))
|
|
|
|
rcar_du_crtc_dsysr_clr_set(rcrtc, DSYSR_TVM_MASK,
|
|
|
|
DSYSR_TVM_SWITCH);
|
2013-06-19 05:54:11 -06:00
|
|
|
|
2013-06-16 13:01:02 -06:00
|
|
|
rcar_du_group_start_stop(rcrtc->group, false);
|
2013-06-19 05:54:11 -06:00
|
|
|
}
|
|
|
|
|
2015-02-18 04:42:40 -07:00
|
|
|
/* -----------------------------------------------------------------------------
|
|
|
|
* CRTC Functions
|
|
|
|
*/
|
|
|
|
|
2017-06-30 03:36:44 -06:00
|
|
|
static void rcar_du_crtc_atomic_enable(struct drm_crtc *crtc,
|
|
|
|
struct drm_crtc_state *old_state)
|
2013-06-19 05:54:11 -06:00
|
|
|
{
|
|
|
|
struct rcar_du_crtc *rcrtc = to_rcar_crtc(crtc);
|
|
|
|
|
2017-07-13 18:26:17 -06:00
|
|
|
rcar_du_crtc_get(rcrtc);
|
2015-02-20 05:05:21 -07:00
|
|
|
rcar_du_crtc_start(rcrtc);
|
|
|
|
}
|
|
|
|
|
2017-06-30 03:36:45 -06:00
|
|
|
static void rcar_du_crtc_atomic_disable(struct drm_crtc *crtc,
|
|
|
|
struct drm_crtc_state *old_state)
|
2015-02-20 05:05:21 -07:00
|
|
|
{
|
|
|
|
struct rcar_du_crtc *rcrtc = to_rcar_crtc(crtc);
|
2014-12-09 04:19:10 -07:00
|
|
|
|
2015-02-20 05:05:21 -07:00
|
|
|
rcar_du_crtc_stop(rcrtc);
|
|
|
|
rcar_du_crtc_put(rcrtc);
|
2013-06-19 05:54:11 -06:00
|
|
|
|
2017-02-10 04:30:35 -07:00
|
|
|
spin_lock_irq(&crtc->dev->event_lock);
|
|
|
|
if (crtc->state->event) {
|
|
|
|
drm_crtc_send_vblank_event(crtc, crtc->state->event);
|
|
|
|
crtc->state->event = NULL;
|
|
|
|
}
|
|
|
|
spin_unlock_irq(&crtc->dev->event_lock);
|
|
|
|
|
2015-02-20 06:16:55 -07:00
|
|
|
rcrtc->outputs = 0;
|
2015-02-20 05:05:21 -07:00
|
|
|
}
|
|
|
|
|
2015-07-21 05:28:58 -06:00
|
|
|
static void rcar_du_crtc_atomic_begin(struct drm_crtc *crtc,
|
|
|
|
struct drm_crtc_state *old_crtc_state)
|
2015-02-18 03:18:05 -07:00
|
|
|
{
|
|
|
|
struct rcar_du_crtc *rcrtc = to_rcar_crtc(crtc);
|
2015-09-07 08:14:58 -06:00
|
|
|
|
2017-06-27 04:18:38 -06:00
|
|
|
WARN_ON(!crtc->state->enable);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* If a mode set is in progress we can be called with the CRTC disabled.
|
2017-07-13 18:26:17 -06:00
|
|
|
* We thus need to first get and setup the CRTC in order to configure
|
|
|
|
* planes. We must *not* put the CRTC in .atomic_flush(), as it must be
|
|
|
|
* kept awake until the .atomic_enable() call that will follow. The get
|
|
|
|
* operation in .atomic_enable() will in that case be a no-op, and the
|
|
|
|
* CRTC will be put later in .atomic_disable().
|
|
|
|
*
|
|
|
|
* If a mode set is not in progress the CRTC is enabled, and the
|
2018-09-28 09:15:21 -06:00
|
|
|
* following get call will be a no-op. There is thus no need to balance
|
2017-07-13 18:26:17 -06:00
|
|
|
* it in .atomic_flush() either.
|
2017-06-27 04:18:38 -06:00
|
|
|
*/
|
2017-07-13 18:26:17 -06:00
|
|
|
rcar_du_crtc_get(rcrtc);
|
2017-06-27 04:18:38 -06:00
|
|
|
|
2015-09-07 08:14:58 -06:00
|
|
|
if (rcar_du_has(rcrtc->group->dev, RCAR_DU_FEATURE_VSP1_SOURCE))
|
|
|
|
rcar_du_vsp_atomic_begin(rcrtc);
|
2015-02-18 03:18:05 -07:00
|
|
|
}
|
|
|
|
|
2015-07-21 05:28:58 -06:00
|
|
|
static void rcar_du_crtc_atomic_flush(struct drm_crtc *crtc,
|
|
|
|
struct drm_crtc_state *old_crtc_state)
|
2015-02-18 03:18:05 -07:00
|
|
|
{
|
|
|
|
struct rcar_du_crtc *rcrtc = to_rcar_crtc(crtc);
|
2017-03-04 06:14:47 -07:00
|
|
|
struct drm_device *dev = rcrtc->crtc.dev;
|
|
|
|
unsigned long flags;
|
2015-02-18 03:18:05 -07:00
|
|
|
|
2015-02-22 16:39:13 -07:00
|
|
|
rcar_du_crtc_update_planes(rcrtc);
|
2015-09-07 08:14:58 -06:00
|
|
|
|
2017-03-04 06:14:47 -07:00
|
|
|
if (crtc->state->event) {
|
|
|
|
WARN_ON(drm_crtc_vblank_get(crtc) != 0);
|
|
|
|
|
|
|
|
spin_lock_irqsave(&dev->event_lock, flags);
|
|
|
|
rcrtc->event = crtc->state->event;
|
|
|
|
crtc->state->event = NULL;
|
|
|
|
spin_unlock_irqrestore(&dev->event_lock, flags);
|
|
|
|
}
|
|
|
|
|
2015-09-07 08:14:58 -06:00
|
|
|
if (rcar_du_has(rcrtc->group->dev, RCAR_DU_FEATURE_VSP1_SOURCE))
|
|
|
|
rcar_du_vsp_atomic_flush(rcrtc);
|
2015-02-18 03:18:05 -07:00
|
|
|
}
|
|
|
|
|
2018-08-20 10:00:44 -06:00
|
|
|
enum drm_mode_status rcar_du_crtc_mode_valid(struct drm_crtc *crtc,
|
|
|
|
const struct drm_display_mode *mode)
|
|
|
|
{
|
|
|
|
struct rcar_du_crtc *rcrtc = to_rcar_crtc(crtc);
|
|
|
|
struct rcar_du_device *rcdu = rcrtc->group->dev;
|
|
|
|
bool interlaced = mode->flags & DRM_MODE_FLAG_INTERLACE;
|
2018-11-10 19:15:08 -07:00
|
|
|
unsigned int vbp;
|
2018-08-20 10:00:44 -06:00
|
|
|
|
|
|
|
if (interlaced && !rcar_du_has(rcdu, RCAR_DU_FEATURE_INTERLACED))
|
|
|
|
return MODE_NO_INTERLACE;
|
|
|
|
|
2018-11-10 19:15:08 -07:00
|
|
|
/*
|
|
|
|
* The hardware requires a minimum combined horizontal sync and back
|
|
|
|
* porch of 20 pixels and a minimum vertical back porch of 3 lines.
|
|
|
|
*/
|
|
|
|
if (mode->htotal - mode->hsync_start < 20)
|
|
|
|
return MODE_HBLANK_NARROW;
|
|
|
|
|
|
|
|
vbp = (mode->vtotal - mode->vsync_end) / (interlaced ? 2 : 1);
|
|
|
|
if (vbp < 3)
|
|
|
|
return MODE_VBLANK_NARROW;
|
|
|
|
|
2018-08-20 10:00:44 -06:00
|
|
|
return MODE_OK;
|
|
|
|
}
|
|
|
|
|
2013-06-19 05:54:11 -06:00
|
|
|
static const struct drm_crtc_helper_funcs crtc_helper_funcs = {
|
2015-02-18 03:18:05 -07:00
|
|
|
.atomic_begin = rcar_du_crtc_atomic_begin,
|
|
|
|
.atomic_flush = rcar_du_crtc_atomic_flush,
|
2017-06-30 03:36:44 -06:00
|
|
|
.atomic_enable = rcar_du_crtc_atomic_enable,
|
2017-06-30 03:36:45 -06:00
|
|
|
.atomic_disable = rcar_du_crtc_atomic_disable,
|
2018-08-20 10:00:44 -06:00
|
|
|
.mode_valid = rcar_du_crtc_mode_valid,
|
2013-06-19 05:54:11 -06:00
|
|
|
};
|
|
|
|
|
2018-08-08 09:26:30 -06:00
|
|
|
static void rcar_du_crtc_crc_init(struct rcar_du_crtc *rcrtc)
|
|
|
|
{
|
|
|
|
struct rcar_du_device *rcdu = rcrtc->group->dev;
|
|
|
|
const char **sources;
|
|
|
|
unsigned int count;
|
|
|
|
int i = -1;
|
|
|
|
|
|
|
|
/* CRC available only on Gen3 HW. */
|
|
|
|
if (rcdu->info->gen < 3)
|
|
|
|
return;
|
|
|
|
|
|
|
|
/* Reserve 1 for "auto" source. */
|
|
|
|
count = rcrtc->vsp->num_planes + 1;
|
|
|
|
|
|
|
|
sources = kmalloc_array(count, sizeof(*sources), GFP_KERNEL);
|
|
|
|
if (!sources)
|
|
|
|
return;
|
|
|
|
|
|
|
|
sources[0] = kstrdup("auto", GFP_KERNEL);
|
|
|
|
if (!sources[0])
|
|
|
|
goto error;
|
|
|
|
|
|
|
|
for (i = 0; i < rcrtc->vsp->num_planes; ++i) {
|
|
|
|
struct drm_plane *plane = &rcrtc->vsp->planes[i].plane;
|
|
|
|
char name[16];
|
|
|
|
|
|
|
|
sprintf(name, "plane%u", plane->base.id);
|
|
|
|
sources[i + 1] = kstrdup(name, GFP_KERNEL);
|
|
|
|
if (!sources[i + 1])
|
|
|
|
goto error;
|
|
|
|
}
|
|
|
|
|
|
|
|
rcrtc->sources = sources;
|
|
|
|
rcrtc->sources_count = count;
|
|
|
|
return;
|
|
|
|
|
|
|
|
error:
|
|
|
|
while (i >= 0) {
|
|
|
|
kfree(sources[i]);
|
|
|
|
i--;
|
|
|
|
}
|
|
|
|
kfree(sources);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void rcar_du_crtc_crc_cleanup(struct rcar_du_crtc *rcrtc)
|
|
|
|
{
|
|
|
|
unsigned int i;
|
|
|
|
|
|
|
|
if (!rcrtc->sources)
|
|
|
|
return;
|
|
|
|
|
|
|
|
for (i = 0; i < rcrtc->sources_count; i++)
|
|
|
|
kfree(rcrtc->sources[i]);
|
|
|
|
kfree(rcrtc->sources);
|
|
|
|
|
|
|
|
rcrtc->sources = NULL;
|
|
|
|
rcrtc->sources_count = 0;
|
|
|
|
}
|
|
|
|
|
2017-12-01 04:59:55 -07:00
|
|
|
static struct drm_crtc_state *
|
|
|
|
rcar_du_crtc_atomic_duplicate_state(struct drm_crtc *crtc)
|
|
|
|
{
|
|
|
|
struct rcar_du_crtc_state *state;
|
|
|
|
struct rcar_du_crtc_state *copy;
|
|
|
|
|
|
|
|
if (WARN_ON(!crtc->state))
|
|
|
|
return NULL;
|
|
|
|
|
|
|
|
state = to_rcar_crtc_state(crtc->state);
|
|
|
|
copy = kmemdup(state, sizeof(*state), GFP_KERNEL);
|
|
|
|
if (copy == NULL)
|
|
|
|
return NULL;
|
|
|
|
|
|
|
|
__drm_atomic_helper_crtc_duplicate_state(crtc, ©->state);
|
|
|
|
|
|
|
|
return ©->state;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void rcar_du_crtc_atomic_destroy_state(struct drm_crtc *crtc,
|
|
|
|
struct drm_crtc_state *state)
|
|
|
|
{
|
|
|
|
__drm_atomic_helper_crtc_destroy_state(state);
|
|
|
|
kfree(to_rcar_crtc_state(state));
|
|
|
|
}
|
|
|
|
|
2018-08-08 09:26:30 -06:00
|
|
|
static void rcar_du_crtc_cleanup(struct drm_crtc *crtc)
|
|
|
|
{
|
|
|
|
struct rcar_du_crtc *rcrtc = to_rcar_crtc(crtc);
|
|
|
|
|
|
|
|
rcar_du_crtc_crc_cleanup(rcrtc);
|
|
|
|
|
|
|
|
return drm_crtc_cleanup(crtc);
|
|
|
|
}
|
|
|
|
|
2017-12-01 04:59:55 -07:00
|
|
|
static void rcar_du_crtc_reset(struct drm_crtc *crtc)
|
|
|
|
{
|
|
|
|
struct rcar_du_crtc_state *state;
|
|
|
|
|
|
|
|
if (crtc->state) {
|
|
|
|
rcar_du_crtc_atomic_destroy_state(crtc, crtc->state);
|
|
|
|
crtc->state = NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
state = kzalloc(sizeof(*state), GFP_KERNEL);
|
|
|
|
if (state == NULL)
|
|
|
|
return;
|
|
|
|
|
|
|
|
state->crc.source = VSP1_DU_CRC_NONE;
|
|
|
|
state->crc.index = 0;
|
|
|
|
|
|
|
|
crtc->state = &state->state;
|
|
|
|
crtc->state->crtc = crtc;
|
|
|
|
}
|
|
|
|
|
2017-02-07 02:16:28 -07:00
|
|
|
static int rcar_du_crtc_enable_vblank(struct drm_crtc *crtc)
|
|
|
|
{
|
|
|
|
struct rcar_du_crtc *rcrtc = to_rcar_crtc(crtc);
|
|
|
|
|
|
|
|
rcar_du_crtc_write(rcrtc, DSRCR, DSRCR_VBCL);
|
|
|
|
rcar_du_crtc_set(rcrtc, DIER, DIER_VBE);
|
2017-06-30 06:14:11 -06:00
|
|
|
rcrtc->vblank_enable = true;
|
2017-02-07 02:16:28 -07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void rcar_du_crtc_disable_vblank(struct drm_crtc *crtc)
|
|
|
|
{
|
|
|
|
struct rcar_du_crtc *rcrtc = to_rcar_crtc(crtc);
|
|
|
|
|
|
|
|
rcar_du_crtc_clr(rcrtc, DIER, DIER_VBE);
|
2017-06-30 06:14:11 -06:00
|
|
|
rcrtc->vblank_enable = false;
|
2017-02-07 02:16:28 -07:00
|
|
|
}
|
|
|
|
|
2018-07-23 04:38:24 -06:00
|
|
|
static int rcar_du_crtc_parse_crc_source(struct rcar_du_crtc *rcrtc,
|
|
|
|
const char *source_name,
|
|
|
|
enum vsp1_du_crc_source *source)
|
2017-12-01 04:59:55 -07:00
|
|
|
{
|
2018-07-23 04:38:24 -06:00
|
|
|
unsigned int index;
|
2017-12-01 04:59:55 -07:00
|
|
|
int ret;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Parse the source name. Supported values are "plane%u" to compute the
|
|
|
|
* CRC on an input plane (%u is the plane ID), and "auto" to compute the
|
|
|
|
* CRC on the composer (VSP) output.
|
|
|
|
*/
|
2018-07-23 04:38:24 -06:00
|
|
|
|
2017-12-01 04:59:55 -07:00
|
|
|
if (!source_name) {
|
2018-07-23 04:38:24 -06:00
|
|
|
*source = VSP1_DU_CRC_NONE;
|
|
|
|
return 0;
|
2017-12-01 04:59:55 -07:00
|
|
|
} else if (!strcmp(source_name, "auto")) {
|
2018-07-23 04:38:24 -06:00
|
|
|
*source = VSP1_DU_CRC_OUTPUT;
|
|
|
|
return 0;
|
2017-12-01 04:59:55 -07:00
|
|
|
} else if (strstarts(source_name, "plane")) {
|
2018-07-23 04:38:24 -06:00
|
|
|
unsigned int i;
|
|
|
|
|
|
|
|
*source = VSP1_DU_CRC_PLANE;
|
2017-12-01 04:59:55 -07:00
|
|
|
|
|
|
|
ret = kstrtouint(source_name + strlen("plane"), 10, &index);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
for (i = 0; i < rcrtc->vsp->num_planes; ++i) {
|
2018-07-23 04:38:24 -06:00
|
|
|
if (index == rcrtc->vsp->planes[i].plane.base.id)
|
|
|
|
return i;
|
2017-12-01 04:59:55 -07:00
|
|
|
}
|
2018-07-23 04:38:24 -06:00
|
|
|
}
|
2017-12-01 04:59:55 -07:00
|
|
|
|
2018-07-23 04:38:24 -06:00
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int rcar_du_crtc_verify_crc_source(struct drm_crtc *crtc,
|
|
|
|
const char *source_name,
|
|
|
|
size_t *values_cnt)
|
|
|
|
{
|
|
|
|
struct rcar_du_crtc *rcrtc = to_rcar_crtc(crtc);
|
|
|
|
enum vsp1_du_crc_source source;
|
|
|
|
|
|
|
|
if (rcar_du_crtc_parse_crc_source(rcrtc, source_name, &source) < 0) {
|
|
|
|
DRM_DEBUG_DRIVER("unknown source %s\n", source_name);
|
2017-12-01 04:59:55 -07:00
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2018-07-23 04:38:24 -06:00
|
|
|
*values_cnt = 1;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2018-08-08 09:26:30 -06:00
|
|
|
const char *const *rcar_du_crtc_get_crc_sources(struct drm_crtc *crtc,
|
|
|
|
size_t *count)
|
|
|
|
{
|
|
|
|
struct rcar_du_crtc *rcrtc = to_rcar_crtc(crtc);
|
|
|
|
|
|
|
|
*count = rcrtc->sources_count;
|
|
|
|
return rcrtc->sources;
|
|
|
|
}
|
|
|
|
|
2018-07-23 04:38:24 -06:00
|
|
|
static int rcar_du_crtc_set_crc_source(struct drm_crtc *crtc,
|
2018-08-21 02:38:56 -06:00
|
|
|
const char *source_name)
|
2018-07-23 04:38:24 -06:00
|
|
|
{
|
|
|
|
struct rcar_du_crtc *rcrtc = to_rcar_crtc(crtc);
|
|
|
|
struct drm_modeset_acquire_ctx ctx;
|
|
|
|
struct drm_crtc_state *crtc_state;
|
|
|
|
struct drm_atomic_state *state;
|
|
|
|
enum vsp1_du_crc_source source;
|
|
|
|
unsigned int index;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = rcar_du_crtc_parse_crc_source(rcrtc, source_name, &source);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
index = ret;
|
2017-12-01 04:59:55 -07:00
|
|
|
|
|
|
|
/* Perform an atomic commit to set the CRC source. */
|
|
|
|
drm_modeset_acquire_init(&ctx, 0);
|
|
|
|
|
|
|
|
state = drm_atomic_state_alloc(crtc->dev);
|
|
|
|
if (!state) {
|
|
|
|
ret = -ENOMEM;
|
|
|
|
goto unlock;
|
|
|
|
}
|
|
|
|
|
|
|
|
state->acquire_ctx = &ctx;
|
|
|
|
|
|
|
|
retry:
|
|
|
|
crtc_state = drm_atomic_get_crtc_state(state, crtc);
|
|
|
|
if (!IS_ERR(crtc_state)) {
|
|
|
|
struct rcar_du_crtc_state *rcrtc_state;
|
|
|
|
|
|
|
|
rcrtc_state = to_rcar_crtc_state(crtc_state);
|
|
|
|
rcrtc_state->crc.source = source;
|
|
|
|
rcrtc_state->crc.index = index;
|
|
|
|
|
|
|
|
ret = drm_atomic_commit(state);
|
|
|
|
} else {
|
|
|
|
ret = PTR_ERR(crtc_state);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (ret == -EDEADLK) {
|
|
|
|
drm_atomic_state_clear(state);
|
|
|
|
drm_modeset_backoff(&ctx);
|
|
|
|
goto retry;
|
|
|
|
}
|
|
|
|
|
|
|
|
drm_atomic_state_put(state);
|
|
|
|
|
|
|
|
unlock:
|
|
|
|
drm_modeset_drop_locks(&ctx);
|
|
|
|
drm_modeset_acquire_fini(&ctx);
|
|
|
|
|
2018-10-16 00:58:25 -06:00
|
|
|
return ret;
|
2017-12-01 04:59:55 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static const struct drm_crtc_funcs crtc_funcs_gen2 = {
|
|
|
|
.reset = rcar_du_crtc_reset,
|
|
|
|
.destroy = drm_crtc_cleanup,
|
|
|
|
.set_config = drm_atomic_helper_set_config,
|
|
|
|
.page_flip = drm_atomic_helper_page_flip,
|
|
|
|
.atomic_duplicate_state = rcar_du_crtc_atomic_duplicate_state,
|
|
|
|
.atomic_destroy_state = rcar_du_crtc_atomic_destroy_state,
|
|
|
|
.enable_vblank = rcar_du_crtc_enable_vblank,
|
|
|
|
.disable_vblank = rcar_du_crtc_disable_vblank,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct drm_crtc_funcs crtc_funcs_gen3 = {
|
|
|
|
.reset = rcar_du_crtc_reset,
|
2018-08-08 09:26:30 -06:00
|
|
|
.destroy = rcar_du_crtc_cleanup,
|
2015-02-20 06:16:55 -07:00
|
|
|
.set_config = drm_atomic_helper_set_config,
|
2015-02-22 16:04:21 -07:00
|
|
|
.page_flip = drm_atomic_helper_page_flip,
|
2017-12-01 04:59:55 -07:00
|
|
|
.atomic_duplicate_state = rcar_du_crtc_atomic_duplicate_state,
|
|
|
|
.atomic_destroy_state = rcar_du_crtc_atomic_destroy_state,
|
2017-02-07 02:16:28 -07:00
|
|
|
.enable_vblank = rcar_du_crtc_enable_vblank,
|
|
|
|
.disable_vblank = rcar_du_crtc_disable_vblank,
|
2017-12-01 04:59:55 -07:00
|
|
|
.set_crc_source = rcar_du_crtc_set_crc_source,
|
2018-07-23 04:38:24 -06:00
|
|
|
.verify_crc_source = rcar_du_crtc_verify_crc_source,
|
2018-08-08 09:26:30 -06:00
|
|
|
.get_crc_sources = rcar_du_crtc_get_crc_sources,
|
2013-06-19 05:54:11 -06:00
|
|
|
};
|
|
|
|
|
2015-02-18 04:42:40 -07:00
|
|
|
/* -----------------------------------------------------------------------------
|
|
|
|
* Interrupt Handling
|
|
|
|
*/
|
|
|
|
|
|
|
|
static irqreturn_t rcar_du_crtc_irq(int irq, void *arg)
|
|
|
|
{
|
|
|
|
struct rcar_du_crtc *rcrtc = arg;
|
2017-03-03 19:01:19 -07:00
|
|
|
struct rcar_du_device *rcdu = rcrtc->group->dev;
|
2015-02-18 04:42:40 -07:00
|
|
|
irqreturn_t ret = IRQ_NONE;
|
|
|
|
u32 status;
|
|
|
|
|
2017-07-28 17:31:33 -06:00
|
|
|
spin_lock(&rcrtc->vblank_lock);
|
|
|
|
|
2015-02-18 04:42:40 -07:00
|
|
|
status = rcar_du_crtc_read(rcrtc, DSSR);
|
|
|
|
rcar_du_crtc_write(rcrtc, DSRCR, status & DSRCR_MASK);
|
|
|
|
|
2017-07-28 17:31:33 -06:00
|
|
|
if (status & DSSR_VBK) {
|
|
|
|
/*
|
|
|
|
* Wake up the vblank wait if the counter reaches 0. This must
|
|
|
|
* be protected by the vblank_lock to avoid races in
|
|
|
|
* rcar_du_crtc_disable_planes().
|
|
|
|
*/
|
|
|
|
if (rcrtc->vblank_count) {
|
|
|
|
if (--rcrtc->vblank_count == 0)
|
|
|
|
wake_up(&rcrtc->vblank_wait);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
spin_unlock(&rcrtc->vblank_lock);
|
|
|
|
|
2017-07-10 14:46:39 -06:00
|
|
|
if (status & DSSR_VBK) {
|
2017-06-30 06:14:11 -06:00
|
|
|
if (rcdu->info->gen < 3) {
|
|
|
|
drm_crtc_handle_vblank(&rcrtc->crtc);
|
2017-03-03 19:01:19 -07:00
|
|
|
rcar_du_crtc_finish_page_flip(rcrtc);
|
2017-06-30 06:14:11 -06:00
|
|
|
}
|
2017-03-03 19:01:19 -07:00
|
|
|
|
2015-02-18 04:42:40 -07:00
|
|
|
ret = IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* -----------------------------------------------------------------------------
|
|
|
|
* Initialization
|
|
|
|
*/
|
|
|
|
|
2018-04-27 16:21:52 -06:00
|
|
|
int rcar_du_crtc_create(struct rcar_du_group *rgrp, unsigned int swindex,
|
|
|
|
unsigned int hwindex)
|
2013-06-19 05:54:11 -06:00
|
|
|
{
|
2013-06-16 16:29:25 -06:00
|
|
|
static const unsigned int mmio_offsets[] = {
|
2015-09-04 04:49:05 -06:00
|
|
|
DU0_REG_OFFSET, DU1_REG_OFFSET, DU2_REG_OFFSET, DU3_REG_OFFSET
|
2013-06-16 16:29:25 -06:00
|
|
|
};
|
|
|
|
|
2013-06-16 13:01:02 -06:00
|
|
|
struct rcar_du_device *rcdu = rgrp->dev;
|
2013-06-14 06:15:01 -06:00
|
|
|
struct platform_device *pdev = to_platform_device(rcdu->dev);
|
2018-04-27 16:21:52 -06:00
|
|
|
struct rcar_du_crtc *rcrtc = &rcdu->crtcs[swindex];
|
2013-06-19 05:54:11 -06:00
|
|
|
struct drm_crtc *crtc = &rcrtc->crtc;
|
2015-09-07 08:14:58 -06:00
|
|
|
struct drm_plane *primary;
|
2013-06-14 06:15:01 -06:00
|
|
|
unsigned int irqflags;
|
2014-12-08 15:24:49 -07:00
|
|
|
struct clk *clk;
|
|
|
|
char clk_name[9];
|
2013-06-14 06:15:01 -06:00
|
|
|
char *name;
|
|
|
|
int irq;
|
2013-06-19 05:54:11 -06:00
|
|
|
int ret;
|
|
|
|
|
2014-12-08 15:24:49 -07:00
|
|
|
/* Get the CRTC clock and the optional external clock. */
|
2013-06-14 06:15:01 -06:00
|
|
|
if (rcar_du_has(rcdu, RCAR_DU_FEATURE_CRTC_IRQ_CLOCK)) {
|
2018-04-27 16:21:52 -06:00
|
|
|
sprintf(clk_name, "du.%u", hwindex);
|
2013-06-14 06:15:01 -06:00
|
|
|
name = clk_name;
|
|
|
|
} else {
|
|
|
|
name = NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
rcrtc->clock = devm_clk_get(rcdu->dev, name);
|
|
|
|
if (IS_ERR(rcrtc->clock)) {
|
2018-04-27 16:21:52 -06:00
|
|
|
dev_err(rcdu->dev, "no clock for DU channel %u\n", hwindex);
|
2013-06-14 06:15:01 -06:00
|
|
|
return PTR_ERR(rcrtc->clock);
|
|
|
|
}
|
|
|
|
|
2018-04-27 16:21:52 -06:00
|
|
|
sprintf(clk_name, "dclkin.%u", hwindex);
|
2014-12-08 15:24:49 -07:00
|
|
|
clk = devm_clk_get(rcdu->dev, clk_name);
|
|
|
|
if (!IS_ERR(clk)) {
|
|
|
|
rcrtc->extclock = clk;
|
2018-11-06 08:13:44 -07:00
|
|
|
} else if (PTR_ERR(clk) == -EPROBE_DEFER) {
|
2014-12-08 15:24:49 -07:00
|
|
|
return -EPROBE_DEFER;
|
2018-11-06 08:13:44 -07:00
|
|
|
} else if (rcdu->info->dpll_mask & BIT(hwindex)) {
|
|
|
|
/*
|
|
|
|
* DU channels that have a display PLL can't use the internal
|
|
|
|
* system clock and thus require an external clock.
|
|
|
|
*/
|
|
|
|
ret = PTR_ERR(clk);
|
|
|
|
dev_err(rcdu->dev, "can't get dclkin.%u: %d\n", hwindex, ret);
|
|
|
|
return ret;
|
2014-12-08 15:24:49 -07:00
|
|
|
}
|
|
|
|
|
2015-02-18 04:21:56 -07:00
|
|
|
init_waitqueue_head(&rcrtc->flip_wait);
|
2017-07-28 17:31:33 -06:00
|
|
|
init_waitqueue_head(&rcrtc->vblank_wait);
|
|
|
|
spin_lock_init(&rcrtc->vblank_lock);
|
2015-02-18 04:21:56 -07:00
|
|
|
|
2013-06-16 13:01:02 -06:00
|
|
|
rcrtc->group = rgrp;
|
2018-04-27 16:21:52 -06:00
|
|
|
rcrtc->mmio_offset = mmio_offsets[hwindex];
|
|
|
|
rcrtc->index = hwindex;
|
2018-08-22 07:05:02 -06:00
|
|
|
rcrtc->dsysr = (rcrtc->index % 2 ? 0 : DSYSR_DRES) | DSYSR_TVM_TVSYNC;
|
2013-06-19 05:54:11 -06:00
|
|
|
|
2015-09-07 08:14:58 -06:00
|
|
|
if (rcar_du_has(rcdu, RCAR_DU_FEATURE_VSP1_SOURCE))
|
2017-06-26 04:12:01 -06:00
|
|
|
primary = &rcrtc->vsp->planes[rcrtc->vsp_pipe].plane;
|
2015-09-07 08:14:58 -06:00
|
|
|
else
|
2018-04-27 16:21:52 -06:00
|
|
|
primary = &rgrp->planes[swindex % 2].plane;
|
2015-09-07 08:14:58 -06:00
|
|
|
|
2017-12-01 04:59:55 -07:00
|
|
|
ret = drm_crtc_init_with_planes(rcdu->ddev, crtc, primary, NULL,
|
|
|
|
rcdu->info->gen <= 2 ?
|
|
|
|
&crtc_funcs_gen2 : &crtc_funcs_gen3,
|
|
|
|
NULL);
|
2013-06-19 05:54:11 -06:00
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
drm_crtc_helper_add(crtc, &crtc_helper_funcs);
|
|
|
|
|
2015-02-18 04:14:46 -07:00
|
|
|
/* Start with vertical blanking interrupt reporting disabled. */
|
|
|
|
drm_crtc_vblank_off(crtc);
|
|
|
|
|
2013-06-14 06:15:01 -06:00
|
|
|
/* Register the interrupt handler. */
|
|
|
|
if (rcar_du_has(rcdu, RCAR_DU_FEATURE_CRTC_IRQ_CLOCK)) {
|
2018-04-27 16:21:52 -06:00
|
|
|
/* The IRQ's are associated with the CRTC (sw)index. */
|
|
|
|
irq = platform_get_irq(pdev, swindex);
|
2013-06-14 06:15:01 -06:00
|
|
|
irqflags = 0;
|
|
|
|
} else {
|
|
|
|
irq = platform_get_irq(pdev, 0);
|
|
|
|
irqflags = IRQF_SHARED;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (irq < 0) {
|
2018-04-27 16:21:52 -06:00
|
|
|
dev_err(rcdu->dev, "no IRQ for CRTC %u\n", swindex);
|
2014-11-23 06:11:17 -07:00
|
|
|
return irq;
|
2013-06-14 06:15:01 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
ret = devm_request_irq(rcdu->dev, irq, rcar_du_crtc_irq, irqflags,
|
|
|
|
dev_name(rcdu->dev), rcrtc);
|
|
|
|
if (ret < 0) {
|
|
|
|
dev_err(rcdu->dev,
|
2018-04-27 16:21:52 -06:00
|
|
|
"failed to register IRQ for CRTC %u\n", swindex);
|
2013-06-14 06:15:01 -06:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2018-08-08 09:26:30 -06:00
|
|
|
rcar_du_crtc_crc_init(rcrtc);
|
|
|
|
|
2013-06-19 05:54:11 -06:00
|
|
|
return 0;
|
|
|
|
}
|