Agis Zisimatos
|
250e636a27
|
Fix PN in TRX
Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
|
2022-07-29 16:19:24 +03:00 |
|
Agis Zisimatos
|
bc2c925c7a
|
Fixes in net names, PN, new hierirchical labels
Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
|
2022-07-19 14:52:07 +03:00 |
|
Agis Zisimatos
|
871bc8ed23
|
Replace load switches
Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
|
2022-07-15 13:37:50 +03:00 |
|
Agis Zisimatos
|
efe1cafcf9
|
Update BOM and delete wrong part description
Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
|
2022-05-02 14:22:23 +03:00 |
|
Agis Zisimatos
|
d2c2e2270d
|
Exclude test points form BOM
Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
|
2022-04-30 20:24:41 +03:00 |
|
Agis Zisimatos
|
62e9a7579b
|
Add SERDES bank and connect supply voltaged to GND
* Add a fpga-power sheet
* Add auto updated kicad files
Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
|
2022-04-08 11:28:44 +03:00 |
|
Agis Zisimatos
|
791fa839b6
|
Remove unused test points
|
2022-04-07 17:52:45 +00:00 |
|
Agis Zisimatos
|
fef6cc6ec3
|
Add pull-down resistor in load switch ON pin
Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
|
2022-03-29 19:48:29 +03:00 |
|
Agis Zisimatos
|
6654506502
|
Add transceiver TCXO
Fixes https://gitlab.com/librespacefoundation/sidloc/sidloc-transceiver/-/issues/17
Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
|
2022-03-29 19:23:07 +03:00 |
|
Agis Zisimatos
|
74dad42969
|
Fixes in FPGA power schematic
- Add ferrite bead part number
- Fixes ERC error in PG of 1.1V pin
- Fixes https://gitlab.com/librespacefoundation/sidloc/sidloc-transceiver/-/issues/16
Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
|
2022-03-29 18:20:43 +03:00 |
|
Agis Zisimatos
|
e73022566e
|
Select ferrite bead for TRX
Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
|
2022-03-23 17:24:58 +02:00 |
|
Agis Zisimatos
|
f03aa75813
|
Select I limit resistor
Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
|
2022-03-23 16:53:05 +02:00 |
|
Ilias Daradimos
|
b8ad60e557
|
Reanotate sheets
Update symbol and port direction
Signed-off-by: Ilias Daradimos <ilias@libre.space>
|
2022-03-22 12:29:50 +02:00 |
|
Agis Zisimatos
|
0c57d0fecc
|
Add ferrite bead in 3V3 supply voltage
Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
|
2022-03-22 11:19:06 +02:00 |
|
Agis Zisimatos
|
334406da80
|
Add initial transceiver schematic
Fixes #https://gitlab.com/librespacefoundation/sidloc/sidloc-transceiver/-/issues/5
Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
|
2022-03-17 21:17:23 +02:00 |
|
Papadeas Pierros
|
046229765a
|
Add interfaces between modules (closes #1)
Signed-off-by: Papadeas Pierros <pierros@papadeas.gr>
|
2022-03-16 20:03:26 +02:00 |