2005-08-18 14:31:00 -06:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2002 ARM Limited, All Rights Reserved.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* Interrupt architecture for the GIC:
|
|
|
|
*
|
|
|
|
* o There is one Interrupt Distributor, which receives interrupts
|
|
|
|
* from system devices and sends them to the Interrupt Controllers.
|
|
|
|
*
|
|
|
|
* o There is one CPU Interface per CPU, which sends interrupts sent
|
|
|
|
* by the Distributor, and interrupts generated locally, to the
|
2007-02-14 11:14:56 -07:00
|
|
|
* associated CPU. The base address of the CPU interface is usually
|
|
|
|
* aliased so that the same address points to different chips depending
|
|
|
|
* on the CPU it is accessed from.
|
2005-08-18 14:31:00 -06:00
|
|
|
*
|
|
|
|
* Note that IRQs 0-31 are special - they are local to each CPU.
|
|
|
|
* As such, the enable set/clear, pending set/clear and active bit
|
|
|
|
* registers are banked per-cpu for these sources.
|
|
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/kernel.h>
|
2011-10-21 16:14:27 -06:00
|
|
|
#include <linux/err.h>
|
2011-10-31 17:28:37 -06:00
|
|
|
#include <linux/module.h>
|
2005-08-18 14:31:00 -06:00
|
|
|
#include <linux/list.h>
|
|
|
|
#include <linux/smp.h>
|
2013-01-14 11:05:37 -07:00
|
|
|
#include <linux/cpu.h>
|
2011-02-10 13:54:10 -07:00
|
|
|
#include <linux/cpu_pm.h>
|
2005-08-31 14:45:14 -06:00
|
|
|
#include <linux/cpumask.h>
|
2008-09-06 05:10:45 -06:00
|
|
|
#include <linux/io.h>
|
2011-09-28 20:27:52 -06:00
|
|
|
#include <linux/of.h>
|
|
|
|
#include <linux/of_address.h>
|
|
|
|
#include <linux/of_irq.h>
|
2015-03-24 08:02:49 -06:00
|
|
|
#include <linux/acpi.h>
|
2011-09-28 20:25:31 -06:00
|
|
|
#include <linux/irqdomain.h>
|
2011-07-20 09:24:14 -06:00
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/percpu.h>
|
|
|
|
#include <linux/slab.h>
|
2015-07-07 15:11:46 -06:00
|
|
|
#include <linux/irqchip.h>
|
2013-01-18 08:31:37 -07:00
|
|
|
#include <linux/irqchip/chained_irq.h>
|
2012-12-27 12:10:24 -07:00
|
|
|
#include <linux/irqchip/arm-gic.h>
|
2005-08-18 14:31:00 -06:00
|
|
|
|
2014-07-17 09:23:44 -06:00
|
|
|
#include <asm/cputype.h>
|
2005-08-18 14:31:00 -06:00
|
|
|
#include <asm/irq.h>
|
2011-09-06 02:56:17 -06:00
|
|
|
#include <asm/exception.h>
|
2012-01-20 04:01:12 -07:00
|
|
|
#include <asm/smp_plat.h>
|
2015-08-26 10:00:44 -06:00
|
|
|
#include <asm/virt.h>
|
2005-08-18 14:31:00 -06:00
|
|
|
|
2014-06-30 09:01:30 -06:00
|
|
|
#include "irq-gic-common.h"
|
2005-08-18 14:31:00 -06:00
|
|
|
|
2015-09-30 05:01:16 -06:00
|
|
|
#ifdef CONFIG_ARM64
|
|
|
|
#include <asm/cpufeature.h>
|
|
|
|
|
|
|
|
static void gic_check_cpu_features(void)
|
|
|
|
{
|
2016-04-22 05:25:33 -06:00
|
|
|
WARN_TAINT_ONCE(this_cpu_has_cap(ARM64_HAS_SYSREG_GIC_CPUIF),
|
2015-09-30 05:01:16 -06:00
|
|
|
TAINT_CPU_OUT_OF_SPEC,
|
|
|
|
"GICv3 system registers enabled, broken firmware!\n");
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
#define gic_check_cpu_features() do { } while(0)
|
|
|
|
#endif
|
|
|
|
|
2011-11-12 09:09:49 -07:00
|
|
|
union gic_base {
|
|
|
|
void __iomem *common_base;
|
2014-03-04 18:02:01 -07:00
|
|
|
void __percpu * __iomem *percpu_base;
|
2011-11-12 09:09:49 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
struct gic_chip_data {
|
2015-10-23 16:15:53 -06:00
|
|
|
struct irq_chip chip;
|
2011-11-12 09:09:49 -07:00
|
|
|
union gic_base dist_base;
|
|
|
|
union gic_base cpu_base;
|
2016-05-10 09:14:44 -06:00
|
|
|
void __iomem *raw_dist_base;
|
|
|
|
void __iomem *raw_cpu_base;
|
|
|
|
u32 percpu_offset;
|
irqchip/gic: Add platform driver for non-root GICs that require RPM
Add a platform driver to support non-root GICs that require runtime
power-management. Currently, only non-root GICs are supported because
the functions, smp_cross_call() and set_handle_irq(), that need to
be called for a root controller are located in the __init section and
so cannot be called by the platform driver.
The GIC platform driver re-uses many functions from the existing GIC
driver including some functions to save and restore the GIC context
during power transitions. The functions for saving and restoring the
GIC context are currently only defined if CONFIG_CPU_PM is enabled and
to ensure that these functions are always defined when the platform
driver is enabled, a dependency on CONFIG_ARM_GIC_PM (which selects the
platform driver) has been added.
In order to re-use the private GIC initialisation code, a new public
function, gic_of_init_child(), has been added which calls various
private functions to initialise the GIC. This is different from the
existing gic_of_init() because it only supports non-root GICs (ie. does
not call smp_cross_call() is set_handle_irq()) and is not located in
the __init section (so can be used by platform drivers). Furthermore,
gic_of_init_child() dynamically allocates memory for the GIC chip data
which is also different from gic_of_init().
There is no specific suspend handling for GICs registered as platform
devices. Non-wakeup interrupts will be disabled by the kernel during
late suspend, however, this alone will not power down the GIC if
interrupts have been requested and not freed. Therefore, requestors of
non-wakeup interrupts will need to free them on entering suspend in
order to power-down the GIC.
Signed-off-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
2016-06-07 09:12:34 -06:00
|
|
|
#if defined(CONFIG_CPU_PM) || defined(CONFIG_ARM_GIC_PM)
|
2011-11-12 09:09:49 -07:00
|
|
|
u32 saved_spi_enable[DIV_ROUND_UP(1020, 32)];
|
2015-11-16 12:13:28 -07:00
|
|
|
u32 saved_spi_active[DIV_ROUND_UP(1020, 32)];
|
2011-11-12 09:09:49 -07:00
|
|
|
u32 saved_spi_conf[DIV_ROUND_UP(1020, 16)];
|
|
|
|
u32 saved_spi_target[DIV_ROUND_UP(1020, 4)];
|
|
|
|
u32 __percpu *saved_ppi_enable;
|
2015-11-16 12:13:28 -07:00
|
|
|
u32 __percpu *saved_ppi_active;
|
2011-11-12 09:09:49 -07:00
|
|
|
u32 __percpu *saved_ppi_conf;
|
|
|
|
#endif
|
2012-02-14 14:06:57 -07:00
|
|
|
struct irq_domain *domain;
|
2011-11-12 09:09:49 -07:00
|
|
|
unsigned int gic_irqs;
|
|
|
|
#ifdef CONFIG_GIC_NON_BANKED
|
|
|
|
void __iomem *(*get_base)(union gic_base *);
|
|
|
|
#endif
|
|
|
|
};
|
|
|
|
|
2016-06-27 11:11:43 -06:00
|
|
|
#ifdef CONFIG_BL_SWITCHER
|
|
|
|
|
|
|
|
static DEFINE_RAW_SPINLOCK(cpu_map_lock);
|
|
|
|
|
|
|
|
#define gic_lock_irqsave(f) \
|
|
|
|
raw_spin_lock_irqsave(&cpu_map_lock, (f))
|
|
|
|
#define gic_unlock_irqrestore(f) \
|
|
|
|
raw_spin_unlock_irqrestore(&cpu_map_lock, (f))
|
|
|
|
|
|
|
|
#define gic_lock() raw_spin_lock(&cpu_map_lock)
|
|
|
|
#define gic_unlock() raw_spin_unlock(&cpu_map_lock)
|
|
|
|
|
|
|
|
#else
|
|
|
|
|
|
|
|
#define gic_lock_irqsave(f) do { (void)(f); } while(0)
|
|
|
|
#define gic_unlock_irqrestore(f) do { (void)(f); } while(0)
|
|
|
|
|
|
|
|
#define gic_lock() do { } while(0)
|
|
|
|
#define gic_unlock() do { } while(0)
|
|
|
|
|
|
|
|
#endif
|
2005-08-18 14:31:00 -06:00
|
|
|
|
2012-04-11 16:55:48 -06:00
|
|
|
/*
|
|
|
|
* The GIC mapping of CPU interfaces does not necessarily match
|
|
|
|
* the logical CPU numbering. Let's use a mapping as returned
|
|
|
|
* by the GIC itself.
|
|
|
|
*/
|
|
|
|
#define NR_GIC_CPU_IF 8
|
|
|
|
static u8 gic_cpu_map[NR_GIC_CPU_IF] __read_mostly;
|
|
|
|
|
2015-08-26 10:00:44 -06:00
|
|
|
static struct static_key supports_deactivate = STATIC_KEY_INIT_TRUE;
|
|
|
|
|
2015-12-18 02:44:53 -07:00
|
|
|
static struct gic_chip_data gic_data[CONFIG_ARM_GIC_MAX_NR] __read_mostly;
|
2007-02-14 11:14:56 -07:00
|
|
|
|
2016-04-11 09:32:54 -06:00
|
|
|
static struct gic_kvm_info gic_v2_kvm_info;
|
|
|
|
|
2011-11-12 09:09:49 -07:00
|
|
|
#ifdef CONFIG_GIC_NON_BANKED
|
|
|
|
static void __iomem *gic_get_percpu_base(union gic_base *base)
|
|
|
|
{
|
2014-09-02 09:00:07 -06:00
|
|
|
return raw_cpu_read(*base->percpu_base);
|
2011-11-12 09:09:49 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void __iomem *gic_get_common_base(union gic_base *base)
|
|
|
|
{
|
|
|
|
return base->common_base;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void __iomem *gic_data_dist_base(struct gic_chip_data *data)
|
|
|
|
{
|
|
|
|
return data->get_base(&data->dist_base);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void __iomem *gic_data_cpu_base(struct gic_chip_data *data)
|
|
|
|
{
|
|
|
|
return data->get_base(&data->cpu_base);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void gic_set_base_accessor(struct gic_chip_data *data,
|
|
|
|
void __iomem *(*f)(union gic_base *))
|
|
|
|
{
|
|
|
|
data->get_base = f;
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
#define gic_data_dist_base(d) ((d)->dist_base.common_base)
|
|
|
|
#define gic_data_cpu_base(d) ((d)->cpu_base.common_base)
|
2013-03-13 03:35:15 -06:00
|
|
|
#define gic_set_base_accessor(d, f)
|
2011-11-12 09:09:49 -07:00
|
|
|
#endif
|
|
|
|
|
2010-11-29 02:18:20 -07:00
|
|
|
static inline void __iomem *gic_dist_base(struct irq_data *d)
|
2007-02-14 11:14:56 -07:00
|
|
|
{
|
2010-11-29 02:18:20 -07:00
|
|
|
struct gic_chip_data *gic_data = irq_data_get_irq_chip_data(d);
|
2011-11-12 09:09:49 -07:00
|
|
|
return gic_data_dist_base(gic_data);
|
2007-02-14 11:14:56 -07:00
|
|
|
}
|
|
|
|
|
2010-11-29 02:18:20 -07:00
|
|
|
static inline void __iomem *gic_cpu_base(struct irq_data *d)
|
2007-02-14 11:14:56 -07:00
|
|
|
{
|
2010-11-29 02:18:20 -07:00
|
|
|
struct gic_chip_data *gic_data = irq_data_get_irq_chip_data(d);
|
2011-11-12 09:09:49 -07:00
|
|
|
return gic_data_cpu_base(gic_data);
|
2007-02-14 11:14:56 -07:00
|
|
|
}
|
|
|
|
|
2010-11-29 02:18:20 -07:00
|
|
|
static inline unsigned int gic_irq(struct irq_data *d)
|
2007-02-14 11:14:56 -07:00
|
|
|
{
|
2011-09-28 20:25:31 -06:00
|
|
|
return d->hwirq;
|
2007-02-14 11:14:56 -07:00
|
|
|
}
|
|
|
|
|
2015-08-26 10:00:45 -06:00
|
|
|
static inline bool cascading_gic_irq(struct irq_data *d)
|
|
|
|
{
|
|
|
|
void *data = irq_data_get_irq_handler_data(d);
|
|
|
|
|
|
|
|
/*
|
2015-09-15 04:37:36 -06:00
|
|
|
* If handler_data is set, this is a cascading interrupt, and
|
|
|
|
* it cannot possibly be forwarded.
|
2015-08-26 10:00:45 -06:00
|
|
|
*/
|
2015-09-15 04:37:36 -06:00
|
|
|
return data != NULL;
|
2015-08-26 10:00:45 -06:00
|
|
|
}
|
|
|
|
|
2005-08-18 14:31:00 -06:00
|
|
|
/*
|
|
|
|
* Routines to acknowledge, disable and enable interrupts
|
|
|
|
*/
|
2015-03-18 05:01:23 -06:00
|
|
|
static void gic_poke_irq(struct irq_data *d, u32 offset)
|
|
|
|
{
|
|
|
|
u32 mask = 1 << (gic_irq(d) % 32);
|
|
|
|
writel_relaxed(mask, gic_dist_base(d) + offset + (gic_irq(d) / 32) * 4);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int gic_peek_irq(struct irq_data *d, u32 offset)
|
2005-08-18 14:31:00 -06:00
|
|
|
{
|
2011-09-28 20:25:31 -06:00
|
|
|
u32 mask = 1 << (gic_irq(d) % 32);
|
2015-03-18 05:01:23 -06:00
|
|
|
return !!(readl_relaxed(gic_dist_base(d) + offset + (gic_irq(d) / 32) * 4) & mask);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void gic_mask_irq(struct irq_data *d)
|
|
|
|
{
|
|
|
|
gic_poke_irq(d, GIC_DIST_ENABLE_CLEAR);
|
2005-08-18 14:31:00 -06:00
|
|
|
}
|
|
|
|
|
2015-08-26 10:00:44 -06:00
|
|
|
static void gic_eoimode1_mask_irq(struct irq_data *d)
|
|
|
|
{
|
|
|
|
gic_mask_irq(d);
|
2015-08-26 10:00:45 -06:00
|
|
|
/*
|
|
|
|
* When masking a forwarded interrupt, make sure it is
|
|
|
|
* deactivated as well.
|
|
|
|
*
|
|
|
|
* This ensures that an interrupt that is getting
|
|
|
|
* disabled/masked will not get "stuck", because there is
|
|
|
|
* noone to deactivate it (guest is being terminated).
|
|
|
|
*/
|
2015-09-15 04:37:36 -06:00
|
|
|
if (irqd_is_forwarded_to_vcpu(d))
|
2015-08-26 10:00:45 -06:00
|
|
|
gic_poke_irq(d, GIC_DIST_ACTIVE_CLEAR);
|
2015-08-26 10:00:44 -06:00
|
|
|
}
|
|
|
|
|
2010-11-29 02:18:20 -07:00
|
|
|
static void gic_unmask_irq(struct irq_data *d)
|
2005-08-18 14:31:00 -06:00
|
|
|
{
|
2015-03-18 05:01:23 -06:00
|
|
|
gic_poke_irq(d, GIC_DIST_ENABLE_SET);
|
2005-08-18 14:31:00 -06:00
|
|
|
}
|
|
|
|
|
2011-02-09 05:01:12 -07:00
|
|
|
static void gic_eoi_irq(struct irq_data *d)
|
|
|
|
{
|
2011-03-28 07:57:46 -06:00
|
|
|
writel_relaxed(gic_irq(d), gic_cpu_base(d) + GIC_CPU_EOI);
|
2011-02-09 05:01:12 -07:00
|
|
|
}
|
|
|
|
|
2015-08-26 10:00:44 -06:00
|
|
|
static void gic_eoimode1_eoi_irq(struct irq_data *d)
|
|
|
|
{
|
2015-08-26 10:00:45 -06:00
|
|
|
/* Do not deactivate an IRQ forwarded to a vcpu. */
|
2015-09-15 04:37:36 -06:00
|
|
|
if (irqd_is_forwarded_to_vcpu(d))
|
2015-08-26 10:00:45 -06:00
|
|
|
return;
|
|
|
|
|
2015-08-26 10:00:44 -06:00
|
|
|
writel_relaxed(gic_irq(d), gic_cpu_base(d) + GIC_CPU_DEACTIVATE);
|
|
|
|
}
|
|
|
|
|
2015-03-18 05:01:23 -06:00
|
|
|
static int gic_irq_set_irqchip_state(struct irq_data *d,
|
|
|
|
enum irqchip_irq_state which, bool val)
|
|
|
|
{
|
|
|
|
u32 reg;
|
|
|
|
|
|
|
|
switch (which) {
|
|
|
|
case IRQCHIP_STATE_PENDING:
|
|
|
|
reg = val ? GIC_DIST_PENDING_SET : GIC_DIST_PENDING_CLEAR;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case IRQCHIP_STATE_ACTIVE:
|
|
|
|
reg = val ? GIC_DIST_ACTIVE_SET : GIC_DIST_ACTIVE_CLEAR;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case IRQCHIP_STATE_MASKED:
|
|
|
|
reg = val ? GIC_DIST_ENABLE_CLEAR : GIC_DIST_ENABLE_SET;
|
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
gic_poke_irq(d, reg);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int gic_irq_get_irqchip_state(struct irq_data *d,
|
|
|
|
enum irqchip_irq_state which, bool *val)
|
|
|
|
{
|
|
|
|
switch (which) {
|
|
|
|
case IRQCHIP_STATE_PENDING:
|
|
|
|
*val = gic_peek_irq(d, GIC_DIST_PENDING_SET);
|
|
|
|
break;
|
|
|
|
|
|
|
|
case IRQCHIP_STATE_ACTIVE:
|
|
|
|
*val = gic_peek_irq(d, GIC_DIST_ACTIVE_SET);
|
|
|
|
break;
|
|
|
|
|
|
|
|
case IRQCHIP_STATE_MASKED:
|
|
|
|
*val = !gic_peek_irq(d, GIC_DIST_ENABLE_SET);
|
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-11-29 02:18:20 -07:00
|
|
|
static int gic_set_type(struct irq_data *d, unsigned int type)
|
2010-05-27 21:37:38 -06:00
|
|
|
{
|
2010-11-29 02:18:20 -07:00
|
|
|
void __iomem *base = gic_dist_base(d);
|
|
|
|
unsigned int gicirq = gic_irq(d);
|
2010-05-27 21:37:38 -06:00
|
|
|
|
|
|
|
/* Interrupt configuration for SGIs can't be changed */
|
|
|
|
if (gicirq < 16)
|
|
|
|
return -EINVAL;
|
|
|
|
|
2015-01-20 09:52:59 -07:00
|
|
|
/* SPIs have restrictions on the supported types */
|
|
|
|
if (gicirq >= 32 && type != IRQ_TYPE_LEVEL_HIGH &&
|
|
|
|
type != IRQ_TYPE_EDGE_RISING)
|
2010-05-27 21:37:38 -06:00
|
|
|
return -EINVAL;
|
|
|
|
|
2015-04-22 11:20:04 -06:00
|
|
|
return gic_configure_irq(gicirq, type, base, NULL);
|
2011-03-02 00:03:22 -07:00
|
|
|
}
|
|
|
|
|
2015-08-26 10:00:45 -06:00
|
|
|
static int gic_irq_set_vcpu_affinity(struct irq_data *d, void *vcpu)
|
|
|
|
{
|
|
|
|
/* Only interrupts on the primary GIC can be forwarded to a vcpu. */
|
|
|
|
if (cascading_gic_irq(d))
|
|
|
|
return -EINVAL;
|
|
|
|
|
2015-09-15 04:37:36 -06:00
|
|
|
if (vcpu)
|
|
|
|
irqd_set_forwarded_to_vcpu(d);
|
|
|
|
else
|
|
|
|
irqd_clr_forwarded_to_vcpu(d);
|
2015-08-26 10:00:45 -06:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2005-09-30 09:07:05 -06:00
|
|
|
#ifdef CONFIG_SMP
|
2011-01-23 05:12:01 -07:00
|
|
|
static int gic_set_affinity(struct irq_data *d, const struct cpumask *mask_val,
|
|
|
|
bool force)
|
2005-08-18 14:31:00 -06:00
|
|
|
{
|
2010-11-29 02:18:20 -07:00
|
|
|
void __iomem *reg = gic_dist_base(d) + GIC_DIST_TARGET + (gic_irq(d) & ~3);
|
2014-04-16 08:36:44 -06:00
|
|
|
unsigned int cpu, shift = (gic_irq(d) % 4) * 8;
|
2011-01-23 05:12:01 -07:00
|
|
|
u32 val, mask, bit;
|
2015-03-06 09:37:44 -07:00
|
|
|
unsigned long flags;
|
2005-08-18 14:31:00 -06:00
|
|
|
|
2014-04-16 08:36:44 -06:00
|
|
|
if (!force)
|
|
|
|
cpu = cpumask_any_and(mask_val, cpu_online_mask);
|
|
|
|
else
|
|
|
|
cpu = cpumask_first(mask_val);
|
|
|
|
|
2012-04-11 16:55:48 -06:00
|
|
|
if (cpu >= NR_GIC_CPU_IF || cpu >= nr_cpu_ids)
|
2010-12-05 23:01:10 -07:00
|
|
|
return -EINVAL;
|
2011-01-23 05:12:01 -07:00
|
|
|
|
2016-06-27 11:11:43 -06:00
|
|
|
gic_lock_irqsave(flags);
|
2011-01-23 05:12:01 -07:00
|
|
|
mask = 0xff << shift;
|
2012-04-11 16:55:48 -06:00
|
|
|
bit = gic_cpu_map[cpu] << shift;
|
2011-03-28 07:57:46 -06:00
|
|
|
val = readl_relaxed(reg) & ~mask;
|
|
|
|
writel_relaxed(val | bit, reg);
|
2016-06-27 11:11:43 -06:00
|
|
|
gic_unlock_irqrestore(flags);
|
2009-04-27 18:59:21 -06:00
|
|
|
|
2017-08-18 02:39:16 -06:00
|
|
|
irq_data_update_effective_affinity(d, cpumask_of(cpu));
|
|
|
|
|
2016-02-19 08:00:29 -07:00
|
|
|
return IRQ_SET_MASK_OK_DONE;
|
2005-08-18 14:31:00 -06:00
|
|
|
}
|
2005-09-30 09:07:05 -06:00
|
|
|
#endif
|
2005-08-18 14:31:00 -06:00
|
|
|
|
2014-03-04 17:40:30 -07:00
|
|
|
static void __exception_irq_entry gic_handle_irq(struct pt_regs *regs)
|
2011-09-06 02:56:17 -06:00
|
|
|
{
|
|
|
|
u32 irqstat, irqnr;
|
|
|
|
struct gic_chip_data *gic = &gic_data[0];
|
|
|
|
void __iomem *cpu_base = gic_data_cpu_base(gic);
|
|
|
|
|
|
|
|
do {
|
|
|
|
irqstat = readl_relaxed(cpu_base + GIC_CPU_INTACK);
|
2014-05-11 02:05:58 -06:00
|
|
|
irqnr = irqstat & GICC_IAR_INT_ID_MASK;
|
2011-09-06 02:56:17 -06:00
|
|
|
|
2015-12-16 07:11:22 -07:00
|
|
|
if (likely(irqnr > 15 && irqnr < 1020)) {
|
2015-08-26 10:00:44 -06:00
|
|
|
if (static_key_true(&supports_deactivate))
|
|
|
|
writel_relaxed(irqstat, cpu_base + GIC_CPU_EOI);
|
irqchip/gic: Ensure we have an ISB between ack and ->handle_irq
Devices that expose their interrupt status registers via system
registers (e.g. Statistical profiling, CPU PMU, DynamIQ PMU, arch timer,
vgic (although unused by Linux), ...) rely on a context synchronising
operation on the CPU to ensure that the updated status register is
visible to the CPU when handling the interrupt. This usually happens as
a result of taking the IRQ exception in the first place, but there are
two race scenarios where this isn't the case.
For example, let's say we have two peripherals (X and Y), where Y uses a
system register for its interrupt status.
Case 1:
1. CPU takes an IRQ exception as a result of X raising an interrupt
2. Y then raises its interrupt line, but the update to its system
register is not yet visible to the CPU
3. The GIC decides to expose Y's interrupt number first in the Ack
register
4. The CPU runs the IRQ handler for Y, but the status register is stale
Case 2:
1. CPU takes an IRQ exception as a result of X raising an interrupt
2. CPU reads the interrupt number for X from the Ack register and runs
its IRQ handler
3. Y raises its interrupt line and the Ack register is updated, but
again, the update to its system register is not yet visible to the
CPU.
4. Since the GIC drivers poll the Ack register, we read Y's interrupt
number and run its handler without a context synchronisation
operation, therefore seeing the stale register value.
In either case, we run the risk of missing an IRQ. This patch solves the
problem by ensuring that we execute an ISB in the GIC drivers prior
to invoking the interrupt handler. This is already the case for GICv3
and EOIMode 1 (the usual case for the host).
Cc: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
2017-07-18 11:37:55 -06:00
|
|
|
isb();
|
2014-08-26 04:03:20 -06:00
|
|
|
handle_domain_irq(gic->domain, irqnr, regs);
|
2011-09-06 02:56:17 -06:00
|
|
|
continue;
|
|
|
|
}
|
|
|
|
if (irqnr < 16) {
|
|
|
|
writel_relaxed(irqstat, cpu_base + GIC_CPU_EOI);
|
2015-08-26 10:00:44 -06:00
|
|
|
if (static_key_true(&supports_deactivate))
|
|
|
|
writel_relaxed(irqstat, cpu_base + GIC_CPU_DEACTIVATE);
|
2011-09-06 02:56:17 -06:00
|
|
|
#ifdef CONFIG_SMP
|
irqchip/gic: Ensure ordering between read of INTACK and shared data
When an IPI is generated by a CPU, the pattern looks roughly like:
<write shared data>
smp_wmb();
<write to GIC to signal SGI>
On the receiving CPU we rely on the fact that, once we've taken the
interrupt, then the freshly written shared data must be visible to us.
Put another way, the CPU isn't going to speculate taking an interrupt.
Unfortunately, this assumption turns out to be broken.
Consider that CPUx wants to send an IPI to CPUy, which will cause CPUy
to read some shared_data. Before CPUx has done anything, a random
peripheral raises an IRQ to the GIC and the IRQ line on CPUy is raised.
CPUy then takes the IRQ and starts executing the entry code, heading
towards gic_handle_irq. Furthermore, let's assume that a bunch of the
previous interrupts handled by CPUy were SGIs, so the branch predictor
kicks in and speculates that irqnr will be <16 and we're likely to
head into handle_IPI. The prefetcher then grabs a speculative copy of
shared_data which contains a stale value.
Meanwhile, CPUx gets round to updating shared_data and asking the GIC
to send an SGI to CPUy. Internally, the GIC decides that the SGI is
more important than the peripheral interrupt (which hasn't yet been
ACKed) but doesn't need to do anything to CPUy, because the IRQ line
is already raised.
CPUy then reads the ACK register on the GIC, sees the SGI value which
confirms the branch prediction and we end up with a stale shared_data
value.
This patch fixes the problem by adding an smp_rmb() to the IPI entry
code in gic_handle_irq. As it turns out, the combination of a control
dependency and an ISB instruction from the EOI in the GICv3 driver is
enough to provide the ordering we need, so we add a comment there
justifying the absence of an explicit smp_rmb().
Cc: stable@vger.kernel.org
Signed-off-by: Will Deacon <will.deacon@arm.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
2016-04-26 05:00:00 -06:00
|
|
|
/*
|
|
|
|
* Ensure any shared data written by the CPU sending
|
|
|
|
* the IPI is read after we've read the ACK register
|
|
|
|
* on the GIC.
|
|
|
|
*
|
|
|
|
* Pairs with the write barrier in gic_raise_softirq
|
|
|
|
*/
|
|
|
|
smp_rmb();
|
2011-09-06 02:56:17 -06:00
|
|
|
handle_IPI(irqnr, regs);
|
|
|
|
#endif
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
} while (1);
|
|
|
|
}
|
|
|
|
|
2015-09-14 02:42:37 -06:00
|
|
|
static void gic_handle_cascade_irq(struct irq_desc *desc)
|
2007-02-14 11:14:56 -07:00
|
|
|
{
|
2015-06-03 22:13:20 -06:00
|
|
|
struct gic_chip_data *chip_data = irq_desc_get_handler_data(desc);
|
|
|
|
struct irq_chip *chip = irq_desc_get_chip(desc);
|
2007-05-17 03:11:34 -06:00
|
|
|
unsigned int cascade_irq, gic_irq;
|
2007-02-14 11:14:56 -07:00
|
|
|
unsigned long status;
|
|
|
|
|
2011-02-09 05:01:12 -07:00
|
|
|
chained_irq_enter(chip, desc);
|
2007-02-14 11:14:56 -07:00
|
|
|
|
2011-11-12 09:09:49 -07:00
|
|
|
status = readl_relaxed(gic_data_cpu_base(chip_data) + GIC_CPU_INTACK);
|
2007-02-14 11:14:56 -07:00
|
|
|
|
2014-07-30 15:56:58 -06:00
|
|
|
gic_irq = (status & GICC_IAR_INT_ID_MASK);
|
|
|
|
if (gic_irq == GICC_INT_SPURIOUS)
|
2007-02-14 11:14:56 -07:00
|
|
|
goto out;
|
|
|
|
|
2012-02-14 14:06:57 -07:00
|
|
|
cascade_irq = irq_find_mapping(chip_data->domain, gic_irq);
|
irqchip/gic: Ensure we have an ISB between ack and ->handle_irq
Devices that expose their interrupt status registers via system
registers (e.g. Statistical profiling, CPU PMU, DynamIQ PMU, arch timer,
vgic (although unused by Linux), ...) rely on a context synchronising
operation on the CPU to ensure that the updated status register is
visible to the CPU when handling the interrupt. This usually happens as
a result of taking the IRQ exception in the first place, but there are
two race scenarios where this isn't the case.
For example, let's say we have two peripherals (X and Y), where Y uses a
system register for its interrupt status.
Case 1:
1. CPU takes an IRQ exception as a result of X raising an interrupt
2. Y then raises its interrupt line, but the update to its system
register is not yet visible to the CPU
3. The GIC decides to expose Y's interrupt number first in the Ack
register
4. The CPU runs the IRQ handler for Y, but the status register is stale
Case 2:
1. CPU takes an IRQ exception as a result of X raising an interrupt
2. CPU reads the interrupt number for X from the Ack register and runs
its IRQ handler
3. Y raises its interrupt line and the Ack register is updated, but
again, the update to its system register is not yet visible to the
CPU.
4. Since the GIC drivers poll the Ack register, we read Y's interrupt
number and run its handler without a context synchronisation
operation, therefore seeing the stale register value.
In either case, we run the risk of missing an IRQ. This patch solves the
problem by ensuring that we execute an ISB in the GIC drivers prior
to invoking the interrupt handler. This is already the case for GICv3
and EOIMode 1 (the usual case for the host).
Cc: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
2017-07-18 11:37:55 -06:00
|
|
|
if (unlikely(gic_irq < 32 || gic_irq > 1020)) {
|
2015-09-14 02:42:37 -06:00
|
|
|
handle_bad_irq(desc);
|
irqchip/gic: Ensure we have an ISB between ack and ->handle_irq
Devices that expose their interrupt status registers via system
registers (e.g. Statistical profiling, CPU PMU, DynamIQ PMU, arch timer,
vgic (although unused by Linux), ...) rely on a context synchronising
operation on the CPU to ensure that the updated status register is
visible to the CPU when handling the interrupt. This usually happens as
a result of taking the IRQ exception in the first place, but there are
two race scenarios where this isn't the case.
For example, let's say we have two peripherals (X and Y), where Y uses a
system register for its interrupt status.
Case 1:
1. CPU takes an IRQ exception as a result of X raising an interrupt
2. Y then raises its interrupt line, but the update to its system
register is not yet visible to the CPU
3. The GIC decides to expose Y's interrupt number first in the Ack
register
4. The CPU runs the IRQ handler for Y, but the status register is stale
Case 2:
1. CPU takes an IRQ exception as a result of X raising an interrupt
2. CPU reads the interrupt number for X from the Ack register and runs
its IRQ handler
3. Y raises its interrupt line and the Ack register is updated, but
again, the update to its system register is not yet visible to the
CPU.
4. Since the GIC drivers poll the Ack register, we read Y's interrupt
number and run its handler without a context synchronisation
operation, therefore seeing the stale register value.
In either case, we run the risk of missing an IRQ. This patch solves the
problem by ensuring that we execute an ISB in the GIC drivers prior
to invoking the interrupt handler. This is already the case for GICv3
and EOIMode 1 (the usual case for the host).
Cc: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
2017-07-18 11:37:55 -06:00
|
|
|
} else {
|
|
|
|
isb();
|
2007-05-17 03:11:34 -06:00
|
|
|
generic_handle_irq(cascade_irq);
|
irqchip/gic: Ensure we have an ISB between ack and ->handle_irq
Devices that expose their interrupt status registers via system
registers (e.g. Statistical profiling, CPU PMU, DynamIQ PMU, arch timer,
vgic (although unused by Linux), ...) rely on a context synchronising
operation on the CPU to ensure that the updated status register is
visible to the CPU when handling the interrupt. This usually happens as
a result of taking the IRQ exception in the first place, but there are
two race scenarios where this isn't the case.
For example, let's say we have two peripherals (X and Y), where Y uses a
system register for its interrupt status.
Case 1:
1. CPU takes an IRQ exception as a result of X raising an interrupt
2. Y then raises its interrupt line, but the update to its system
register is not yet visible to the CPU
3. The GIC decides to expose Y's interrupt number first in the Ack
register
4. The CPU runs the IRQ handler for Y, but the status register is stale
Case 2:
1. CPU takes an IRQ exception as a result of X raising an interrupt
2. CPU reads the interrupt number for X from the Ack register and runs
its IRQ handler
3. Y raises its interrupt line and the Ack register is updated, but
again, the update to its system register is not yet visible to the
CPU.
4. Since the GIC drivers poll the Ack register, we read Y's interrupt
number and run its handler without a context synchronisation
operation, therefore seeing the stale register value.
In either case, we run the risk of missing an IRQ. This patch solves the
problem by ensuring that we execute an ISB in the GIC drivers prior
to invoking the interrupt handler. This is already the case for GICv3
and EOIMode 1 (the usual case for the host).
Cc: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
2017-07-18 11:37:55 -06:00
|
|
|
}
|
2007-02-14 11:14:56 -07:00
|
|
|
|
|
|
|
out:
|
2011-02-09 05:01:12 -07:00
|
|
|
chained_irq_exit(chip, desc);
|
2007-02-14 11:14:56 -07:00
|
|
|
}
|
|
|
|
|
2017-08-19 04:52:37 -06:00
|
|
|
static const struct irq_chip gic_chip = {
|
2010-11-29 02:18:20 -07:00
|
|
|
.irq_mask = gic_mask_irq,
|
|
|
|
.irq_unmask = gic_unmask_irq,
|
2011-02-09 05:01:12 -07:00
|
|
|
.irq_eoi = gic_eoi_irq,
|
2010-11-29 02:18:20 -07:00
|
|
|
.irq_set_type = gic_set_type,
|
2015-03-18 05:01:23 -06:00
|
|
|
.irq_get_irqchip_state = gic_irq_get_irqchip_state,
|
|
|
|
.irq_set_irqchip_state = gic_irq_set_irqchip_state,
|
2015-07-15 08:38:28 -06:00
|
|
|
.flags = IRQCHIP_SET_TYPE_MASKED |
|
|
|
|
IRQCHIP_SKIP_SET_WAKE |
|
|
|
|
IRQCHIP_MASK_ON_SUSPEND,
|
2005-08-18 14:31:00 -06:00
|
|
|
};
|
|
|
|
|
2007-02-14 11:14:56 -07:00
|
|
|
void __init gic_cascade_irq(unsigned int gic_nr, unsigned int irq)
|
|
|
|
{
|
2015-12-18 02:44:53 -07:00
|
|
|
BUG_ON(gic_nr >= CONFIG_ARM_GIC_MAX_NR);
|
irqchip/gic: Consolidate chained IRQ handler install/remove
Chained irq handlers usually set up handler data as well. We now have
a function to set both under irq_desc->lock. Replace the two calls
with one.
Search and conversion was done with coccinelle:
@@
expression E1, E2, E3;
@@
(
-if (irq_set_handler_data(E1, E2) != 0)
- BUG();
|
-irq_set_handler_data(E1, E2);
)
-irq_set_chained_handler(E1, E3);
+irq_set_chained_handler_and_data(E1, E3, E2);
@@
expression E1, E2, E3;
@@
(
-if (irq_set_handler_data(E1, E2) != 0)
- BUG();
...
|
-irq_set_handler_data(E1, E2);
...
)
-irq_set_chained_handler(E1, E3);
+irq_set_chained_handler_and_data(E1, E3, E2);
Reported-by: Russell King <rmk+kernel@arm.linux.org.uk>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Cc: Julia Lawall <Julia.Lawall@lip6.fr>
Cc: Thomas Gleixner <tglx@linutronix.de>
Cc: Jason Cooper <jason@lakedaemon.net>
2015-06-21 13:10:53 -06:00
|
|
|
irq_set_chained_handler_and_data(irq, gic_handle_cascade_irq,
|
|
|
|
&gic_data[gic_nr]);
|
2007-02-14 11:14:56 -07:00
|
|
|
}
|
|
|
|
|
2013-01-30 16:49:57 -07:00
|
|
|
static u8 gic_get_cpumask(struct gic_chip_data *gic)
|
|
|
|
{
|
|
|
|
void __iomem *base = gic_data_dist_base(gic);
|
|
|
|
u32 mask, i;
|
|
|
|
|
|
|
|
for (i = mask = 0; i < 32; i += 4) {
|
|
|
|
mask = readl_relaxed(base + GIC_DIST_TARGET + i);
|
|
|
|
mask |= mask >> 16;
|
|
|
|
mask |= mask >> 8;
|
|
|
|
if (mask)
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2015-03-12 00:21:31 -06:00
|
|
|
if (!mask && num_possible_cpus() > 1)
|
2013-01-30 16:49:57 -07:00
|
|
|
pr_crit("GIC CPU mask not found - kernel will fail to boot.\n");
|
|
|
|
|
|
|
|
return mask;
|
|
|
|
}
|
|
|
|
|
2015-07-31 02:44:12 -06:00
|
|
|
static void gic_cpu_if_up(struct gic_chip_data *gic)
|
2014-07-30 15:56:59 -06:00
|
|
|
{
|
2015-07-31 02:44:12 -06:00
|
|
|
void __iomem *cpu_base = gic_data_cpu_base(gic);
|
2014-07-30 15:56:59 -06:00
|
|
|
u32 bypass = 0;
|
2015-08-26 10:00:44 -06:00
|
|
|
u32 mode = 0;
|
|
|
|
|
2016-02-09 08:24:57 -07:00
|
|
|
if (gic == &gic_data[0] && static_key_true(&supports_deactivate))
|
2015-08-26 10:00:44 -06:00
|
|
|
mode = GIC_CPU_CTRL_EOImodeNS;
|
2014-07-30 15:56:59 -06:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Preserve bypass disable bits to be written back later
|
|
|
|
*/
|
|
|
|
bypass = readl(cpu_base + GIC_CPU_CTRL);
|
|
|
|
bypass &= GICC_DIS_BYPASS_MASK;
|
|
|
|
|
2015-08-26 10:00:44 -06:00
|
|
|
writel_relaxed(bypass | mode | GICC_ENABLE, cpu_base + GIC_CPU_CTRL);
|
2014-07-30 15:56:59 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2016-06-07 09:12:32 -06:00
|
|
|
static void gic_dist_init(struct gic_chip_data *gic)
|
2005-08-18 14:31:00 -06:00
|
|
|
{
|
2012-02-14 14:06:57 -07:00
|
|
|
unsigned int i;
|
2011-08-23 15:20:03 -06:00
|
|
|
u32 cpumask;
|
2011-09-28 20:25:31 -06:00
|
|
|
unsigned int gic_irqs = gic->gic_irqs;
|
2011-11-12 09:09:49 -07:00
|
|
|
void __iomem *base = gic_data_dist_base(gic);
|
2005-08-18 14:31:00 -06:00
|
|
|
|
2014-07-30 15:56:58 -06:00
|
|
|
writel_relaxed(GICD_DISABLE, base + GIC_DIST_CTRL);
|
2005-08-18 14:31:00 -06:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Set all global interrupts to this CPU only.
|
|
|
|
*/
|
2013-01-30 16:49:57 -07:00
|
|
|
cpumask = gic_get_cpumask(gic);
|
|
|
|
cpumask |= cpumask << 8;
|
|
|
|
cpumask |= cpumask << 16;
|
2010-11-26 05:45:43 -07:00
|
|
|
for (i = 32; i < gic_irqs; i += 4)
|
2011-03-28 07:57:46 -06:00
|
|
|
writel_relaxed(cpumask, base + GIC_DIST_TARGET + i * 4 / 4);
|
2005-08-18 14:31:00 -06:00
|
|
|
|
2014-06-30 09:01:30 -06:00
|
|
|
gic_dist_config(base, gic_irqs, NULL);
|
2005-08-18 14:31:00 -06:00
|
|
|
|
2014-07-30 15:56:58 -06:00
|
|
|
writel_relaxed(GICD_ENABLE, base + GIC_DIST_CTRL);
|
2005-08-18 14:31:00 -06:00
|
|
|
}
|
|
|
|
|
2016-05-10 09:14:42 -06:00
|
|
|
static int gic_cpu_init(struct gic_chip_data *gic)
|
2005-08-18 14:31:00 -06:00
|
|
|
{
|
2011-11-12 09:09:49 -07:00
|
|
|
void __iomem *dist_base = gic_data_dist_base(gic);
|
|
|
|
void __iomem *base = gic_data_cpu_base(gic);
|
2012-04-11 16:55:48 -06:00
|
|
|
unsigned int cpu_mask, cpu = smp_processor_id();
|
2010-11-11 16:10:30 -07:00
|
|
|
int i;
|
|
|
|
|
2012-04-11 16:55:48 -06:00
|
|
|
/*
|
2015-07-31 02:44:11 -06:00
|
|
|
* Setting up the CPU map is only relevant for the primary GIC
|
|
|
|
* because any nested/secondary GICs do not directly interface
|
|
|
|
* with the CPU(s).
|
2012-04-11 16:55:48 -06:00
|
|
|
*/
|
2015-07-31 02:44:11 -06:00
|
|
|
if (gic == &gic_data[0]) {
|
|
|
|
/*
|
|
|
|
* Get what the GIC says our CPU mask is.
|
|
|
|
*/
|
2016-05-10 09:14:42 -06:00
|
|
|
if (WARN_ON(cpu >= NR_GIC_CPU_IF))
|
|
|
|
return -EINVAL;
|
|
|
|
|
2016-04-22 05:25:33 -06:00
|
|
|
gic_check_cpu_features();
|
2015-07-31 02:44:11 -06:00
|
|
|
cpu_mask = gic_get_cpumask(gic);
|
|
|
|
gic_cpu_map[cpu] = cpu_mask;
|
2012-04-11 16:55:48 -06:00
|
|
|
|
2015-07-31 02:44:11 -06:00
|
|
|
/*
|
|
|
|
* Clear our mask from the other map entries in case they're
|
|
|
|
* still undefined.
|
|
|
|
*/
|
|
|
|
for (i = 0; i < NR_GIC_CPU_IF; i++)
|
|
|
|
if (i != cpu)
|
|
|
|
gic_cpu_map[i] &= ~cpu_mask;
|
|
|
|
}
|
2012-04-11 16:55:48 -06:00
|
|
|
|
2014-06-30 09:01:30 -06:00
|
|
|
gic_cpu_config(dist_base, NULL);
|
2010-11-11 16:10:30 -07:00
|
|
|
|
2014-07-30 15:56:58 -06:00
|
|
|
writel_relaxed(GICC_INT_PRI_THRESHOLD, base + GIC_CPU_PRIMASK);
|
2015-07-31 02:44:12 -06:00
|
|
|
gic_cpu_if_up(gic);
|
2016-05-10 09:14:42 -06:00
|
|
|
|
|
|
|
return 0;
|
2005-08-18 14:31:00 -06:00
|
|
|
}
|
|
|
|
|
2015-07-31 02:44:12 -06:00
|
|
|
int gic_cpu_if_down(unsigned int gic_nr)
|
2013-03-19 21:59:04 -06:00
|
|
|
{
|
2015-07-31 02:44:12 -06:00
|
|
|
void __iomem *cpu_base;
|
2014-07-30 15:56:59 -06:00
|
|
|
u32 val = 0;
|
|
|
|
|
2015-12-18 02:44:53 -07:00
|
|
|
if (gic_nr >= CONFIG_ARM_GIC_MAX_NR)
|
2015-07-31 02:44:12 -06:00
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
cpu_base = gic_data_cpu_base(&gic_data[gic_nr]);
|
2014-07-30 15:56:59 -06:00
|
|
|
val = readl(cpu_base + GIC_CPU_CTRL);
|
|
|
|
val &= ~GICC_ENABLE;
|
|
|
|
writel_relaxed(val, cpu_base + GIC_CPU_CTRL);
|
2015-07-31 02:44:12 -06:00
|
|
|
|
|
|
|
return 0;
|
2013-03-19 21:59:04 -06:00
|
|
|
}
|
|
|
|
|
irqchip/gic: Add platform driver for non-root GICs that require RPM
Add a platform driver to support non-root GICs that require runtime
power-management. Currently, only non-root GICs are supported because
the functions, smp_cross_call() and set_handle_irq(), that need to
be called for a root controller are located in the __init section and
so cannot be called by the platform driver.
The GIC platform driver re-uses many functions from the existing GIC
driver including some functions to save and restore the GIC context
during power transitions. The functions for saving and restoring the
GIC context are currently only defined if CONFIG_CPU_PM is enabled and
to ensure that these functions are always defined when the platform
driver is enabled, a dependency on CONFIG_ARM_GIC_PM (which selects the
platform driver) has been added.
In order to re-use the private GIC initialisation code, a new public
function, gic_of_init_child(), has been added which calls various
private functions to initialise the GIC. This is different from the
existing gic_of_init() because it only supports non-root GICs (ie. does
not call smp_cross_call() is set_handle_irq()) and is not located in
the __init section (so can be used by platform drivers). Furthermore,
gic_of_init_child() dynamically allocates memory for the GIC chip data
which is also different from gic_of_init().
There is no specific suspend handling for GICs registered as platform
devices. Non-wakeup interrupts will be disabled by the kernel during
late suspend, however, this alone will not power down the GIC if
interrupts have been requested and not freed. Therefore, requestors of
non-wakeup interrupts will need to free them on entering suspend in
order to power-down the GIC.
Signed-off-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
2016-06-07 09:12:34 -06:00
|
|
|
#if defined(CONFIG_CPU_PM) || defined(CONFIG_ARM_GIC_PM)
|
2011-02-10 13:54:10 -07:00
|
|
|
/*
|
|
|
|
* Saves the GIC distributor registers during suspend or idle. Must be called
|
|
|
|
* with interrupts disabled but before powering down the GIC. After calling
|
|
|
|
* this function, no interrupts will be delivered by the GIC, and another
|
|
|
|
* platform-specific wakeup source must be enabled.
|
|
|
|
*/
|
2016-06-07 09:12:32 -06:00
|
|
|
void gic_dist_save(struct gic_chip_data *gic)
|
2011-02-10 13:54:10 -07:00
|
|
|
{
|
|
|
|
unsigned int gic_irqs;
|
|
|
|
void __iomem *dist_base;
|
|
|
|
int i;
|
|
|
|
|
2016-05-10 09:14:43 -06:00
|
|
|
if (WARN_ON(!gic))
|
|
|
|
return;
|
2011-02-10 13:54:10 -07:00
|
|
|
|
2016-05-10 09:14:43 -06:00
|
|
|
gic_irqs = gic->gic_irqs;
|
|
|
|
dist_base = gic_data_dist_base(gic);
|
2011-02-10 13:54:10 -07:00
|
|
|
|
|
|
|
if (!dist_base)
|
|
|
|
return;
|
|
|
|
|
|
|
|
for (i = 0; i < DIV_ROUND_UP(gic_irqs, 16); i++)
|
2016-05-10 09:14:43 -06:00
|
|
|
gic->saved_spi_conf[i] =
|
2011-02-10 13:54:10 -07:00
|
|
|
readl_relaxed(dist_base + GIC_DIST_CONFIG + i * 4);
|
|
|
|
|
|
|
|
for (i = 0; i < DIV_ROUND_UP(gic_irqs, 4); i++)
|
2016-05-10 09:14:43 -06:00
|
|
|
gic->saved_spi_target[i] =
|
2011-02-10 13:54:10 -07:00
|
|
|
readl_relaxed(dist_base + GIC_DIST_TARGET + i * 4);
|
|
|
|
|
|
|
|
for (i = 0; i < DIV_ROUND_UP(gic_irqs, 32); i++)
|
2016-05-10 09:14:43 -06:00
|
|
|
gic->saved_spi_enable[i] =
|
2011-02-10 13:54:10 -07:00
|
|
|
readl_relaxed(dist_base + GIC_DIST_ENABLE_SET + i * 4);
|
2015-11-16 12:13:28 -07:00
|
|
|
|
|
|
|
for (i = 0; i < DIV_ROUND_UP(gic_irqs, 32); i++)
|
2016-05-10 09:14:43 -06:00
|
|
|
gic->saved_spi_active[i] =
|
2015-11-16 12:13:28 -07:00
|
|
|
readl_relaxed(dist_base + GIC_DIST_ACTIVE_SET + i * 4);
|
2011-02-10 13:54:10 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Restores the GIC distributor registers during resume or when coming out of
|
|
|
|
* idle. Must be called before enabling interrupts. If a level interrupt
|
|
|
|
* that occured while the GIC was suspended is still present, it will be
|
|
|
|
* handled normally, but any edge interrupts that occured will not be seen by
|
|
|
|
* the GIC and need to be handled by the platform-specific wakeup source.
|
|
|
|
*/
|
2016-06-07 09:12:32 -06:00
|
|
|
void gic_dist_restore(struct gic_chip_data *gic)
|
2011-02-10 13:54:10 -07:00
|
|
|
{
|
|
|
|
unsigned int gic_irqs;
|
|
|
|
unsigned int i;
|
|
|
|
void __iomem *dist_base;
|
|
|
|
|
2016-05-10 09:14:43 -06:00
|
|
|
if (WARN_ON(!gic))
|
|
|
|
return;
|
2011-02-10 13:54:10 -07:00
|
|
|
|
2016-05-10 09:14:43 -06:00
|
|
|
gic_irqs = gic->gic_irqs;
|
|
|
|
dist_base = gic_data_dist_base(gic);
|
2011-02-10 13:54:10 -07:00
|
|
|
|
|
|
|
if (!dist_base)
|
|
|
|
return;
|
|
|
|
|
2014-07-30 15:56:58 -06:00
|
|
|
writel_relaxed(GICD_DISABLE, dist_base + GIC_DIST_CTRL);
|
2011-02-10 13:54:10 -07:00
|
|
|
|
|
|
|
for (i = 0; i < DIV_ROUND_UP(gic_irqs, 16); i++)
|
2016-05-10 09:14:43 -06:00
|
|
|
writel_relaxed(gic->saved_spi_conf[i],
|
2011-02-10 13:54:10 -07:00
|
|
|
dist_base + GIC_DIST_CONFIG + i * 4);
|
|
|
|
|
|
|
|
for (i = 0; i < DIV_ROUND_UP(gic_irqs, 4); i++)
|
2014-07-30 15:56:58 -06:00
|
|
|
writel_relaxed(GICD_INT_DEF_PRI_X4,
|
2011-02-10 13:54:10 -07:00
|
|
|
dist_base + GIC_DIST_PRI + i * 4);
|
|
|
|
|
|
|
|
for (i = 0; i < DIV_ROUND_UP(gic_irqs, 4); i++)
|
2016-05-10 09:14:43 -06:00
|
|
|
writel_relaxed(gic->saved_spi_target[i],
|
2011-02-10 13:54:10 -07:00
|
|
|
dist_base + GIC_DIST_TARGET + i * 4);
|
|
|
|
|
2015-11-16 12:13:27 -07:00
|
|
|
for (i = 0; i < DIV_ROUND_UP(gic_irqs, 32); i++) {
|
|
|
|
writel_relaxed(GICD_INT_EN_CLR_X32,
|
|
|
|
dist_base + GIC_DIST_ENABLE_CLEAR + i * 4);
|
2016-05-10 09:14:43 -06:00
|
|
|
writel_relaxed(gic->saved_spi_enable[i],
|
2011-02-10 13:54:10 -07:00
|
|
|
dist_base + GIC_DIST_ENABLE_SET + i * 4);
|
2015-11-16 12:13:27 -07:00
|
|
|
}
|
2011-02-10 13:54:10 -07:00
|
|
|
|
2015-11-16 12:13:28 -07:00
|
|
|
for (i = 0; i < DIV_ROUND_UP(gic_irqs, 32); i++) {
|
|
|
|
writel_relaxed(GICD_INT_EN_CLR_X32,
|
|
|
|
dist_base + GIC_DIST_ACTIVE_CLEAR + i * 4);
|
2016-05-10 09:14:43 -06:00
|
|
|
writel_relaxed(gic->saved_spi_active[i],
|
2015-11-16 12:13:28 -07:00
|
|
|
dist_base + GIC_DIST_ACTIVE_SET + i * 4);
|
|
|
|
}
|
|
|
|
|
2014-07-30 15:56:58 -06:00
|
|
|
writel_relaxed(GICD_ENABLE, dist_base + GIC_DIST_CTRL);
|
2011-02-10 13:54:10 -07:00
|
|
|
}
|
|
|
|
|
2016-06-07 09:12:32 -06:00
|
|
|
void gic_cpu_save(struct gic_chip_data *gic)
|
2011-02-10 13:54:10 -07:00
|
|
|
{
|
|
|
|
int i;
|
|
|
|
u32 *ptr;
|
|
|
|
void __iomem *dist_base;
|
|
|
|
void __iomem *cpu_base;
|
|
|
|
|
2016-05-10 09:14:43 -06:00
|
|
|
if (WARN_ON(!gic))
|
|
|
|
return;
|
2011-02-10 13:54:10 -07:00
|
|
|
|
2016-05-10 09:14:43 -06:00
|
|
|
dist_base = gic_data_dist_base(gic);
|
|
|
|
cpu_base = gic_data_cpu_base(gic);
|
2011-02-10 13:54:10 -07:00
|
|
|
|
|
|
|
if (!dist_base || !cpu_base)
|
|
|
|
return;
|
|
|
|
|
2016-05-10 09:14:43 -06:00
|
|
|
ptr = raw_cpu_ptr(gic->saved_ppi_enable);
|
2011-02-10 13:54:10 -07:00
|
|
|
for (i = 0; i < DIV_ROUND_UP(32, 32); i++)
|
|
|
|
ptr[i] = readl_relaxed(dist_base + GIC_DIST_ENABLE_SET + i * 4);
|
|
|
|
|
2016-05-10 09:14:43 -06:00
|
|
|
ptr = raw_cpu_ptr(gic->saved_ppi_active);
|
2015-11-16 12:13:28 -07:00
|
|
|
for (i = 0; i < DIV_ROUND_UP(32, 32); i++)
|
|
|
|
ptr[i] = readl_relaxed(dist_base + GIC_DIST_ACTIVE_SET + i * 4);
|
|
|
|
|
2016-05-10 09:14:43 -06:00
|
|
|
ptr = raw_cpu_ptr(gic->saved_ppi_conf);
|
2011-02-10 13:54:10 -07:00
|
|
|
for (i = 0; i < DIV_ROUND_UP(32, 16); i++)
|
|
|
|
ptr[i] = readl_relaxed(dist_base + GIC_DIST_CONFIG + i * 4);
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2016-06-07 09:12:32 -06:00
|
|
|
void gic_cpu_restore(struct gic_chip_data *gic)
|
2011-02-10 13:54:10 -07:00
|
|
|
{
|
|
|
|
int i;
|
|
|
|
u32 *ptr;
|
|
|
|
void __iomem *dist_base;
|
|
|
|
void __iomem *cpu_base;
|
|
|
|
|
2016-05-10 09:14:43 -06:00
|
|
|
if (WARN_ON(!gic))
|
|
|
|
return;
|
2011-02-10 13:54:10 -07:00
|
|
|
|
2016-05-10 09:14:43 -06:00
|
|
|
dist_base = gic_data_dist_base(gic);
|
|
|
|
cpu_base = gic_data_cpu_base(gic);
|
2011-02-10 13:54:10 -07:00
|
|
|
|
|
|
|
if (!dist_base || !cpu_base)
|
|
|
|
return;
|
|
|
|
|
2016-05-10 09:14:43 -06:00
|
|
|
ptr = raw_cpu_ptr(gic->saved_ppi_enable);
|
2015-11-16 12:13:27 -07:00
|
|
|
for (i = 0; i < DIV_ROUND_UP(32, 32); i++) {
|
|
|
|
writel_relaxed(GICD_INT_EN_CLR_X32,
|
|
|
|
dist_base + GIC_DIST_ENABLE_CLEAR + i * 4);
|
2011-02-10 13:54:10 -07:00
|
|
|
writel_relaxed(ptr[i], dist_base + GIC_DIST_ENABLE_SET + i * 4);
|
2015-11-16 12:13:27 -07:00
|
|
|
}
|
2011-02-10 13:54:10 -07:00
|
|
|
|
2016-05-10 09:14:43 -06:00
|
|
|
ptr = raw_cpu_ptr(gic->saved_ppi_active);
|
2015-11-16 12:13:28 -07:00
|
|
|
for (i = 0; i < DIV_ROUND_UP(32, 32); i++) {
|
|
|
|
writel_relaxed(GICD_INT_EN_CLR_X32,
|
|
|
|
dist_base + GIC_DIST_ACTIVE_CLEAR + i * 4);
|
|
|
|
writel_relaxed(ptr[i], dist_base + GIC_DIST_ACTIVE_SET + i * 4);
|
|
|
|
}
|
|
|
|
|
2016-05-10 09:14:43 -06:00
|
|
|
ptr = raw_cpu_ptr(gic->saved_ppi_conf);
|
2011-02-10 13:54:10 -07:00
|
|
|
for (i = 0; i < DIV_ROUND_UP(32, 16); i++)
|
|
|
|
writel_relaxed(ptr[i], dist_base + GIC_DIST_CONFIG + i * 4);
|
|
|
|
|
|
|
|
for (i = 0; i < DIV_ROUND_UP(32, 4); i++)
|
2014-07-30 15:56:58 -06:00
|
|
|
writel_relaxed(GICD_INT_DEF_PRI_X4,
|
|
|
|
dist_base + GIC_DIST_PRI + i * 4);
|
2011-02-10 13:54:10 -07:00
|
|
|
|
2014-07-30 15:56:58 -06:00
|
|
|
writel_relaxed(GICC_INT_PRI_THRESHOLD, cpu_base + GIC_CPU_PRIMASK);
|
2016-05-10 09:14:43 -06:00
|
|
|
gic_cpu_if_up(gic);
|
2011-02-10 13:54:10 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static int gic_notifier(struct notifier_block *self, unsigned long cmd, void *v)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
2015-12-18 02:44:53 -07:00
|
|
|
for (i = 0; i < CONFIG_ARM_GIC_MAX_NR; i++) {
|
2011-11-12 09:09:49 -07:00
|
|
|
#ifdef CONFIG_GIC_NON_BANKED
|
|
|
|
/* Skip over unused GICs */
|
|
|
|
if (!gic_data[i].get_base)
|
|
|
|
continue;
|
|
|
|
#endif
|
2011-02-10 13:54:10 -07:00
|
|
|
switch (cmd) {
|
|
|
|
case CPU_PM_ENTER:
|
2016-05-10 09:14:43 -06:00
|
|
|
gic_cpu_save(&gic_data[i]);
|
2011-02-10 13:54:10 -07:00
|
|
|
break;
|
|
|
|
case CPU_PM_ENTER_FAILED:
|
|
|
|
case CPU_PM_EXIT:
|
2016-05-10 09:14:43 -06:00
|
|
|
gic_cpu_restore(&gic_data[i]);
|
2011-02-10 13:54:10 -07:00
|
|
|
break;
|
|
|
|
case CPU_CLUSTER_PM_ENTER:
|
2016-05-10 09:14:43 -06:00
|
|
|
gic_dist_save(&gic_data[i]);
|
2011-02-10 13:54:10 -07:00
|
|
|
break;
|
|
|
|
case CPU_CLUSTER_PM_ENTER_FAILED:
|
|
|
|
case CPU_CLUSTER_PM_EXIT:
|
2016-05-10 09:14:43 -06:00
|
|
|
gic_dist_restore(&gic_data[i]);
|
2011-02-10 13:54:10 -07:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return NOTIFY_OK;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct notifier_block gic_notifier_block = {
|
|
|
|
.notifier_call = gic_notifier,
|
|
|
|
};
|
|
|
|
|
2016-06-07 09:12:32 -06:00
|
|
|
static int gic_pm_init(struct gic_chip_data *gic)
|
2011-02-10 13:54:10 -07:00
|
|
|
{
|
|
|
|
gic->saved_ppi_enable = __alloc_percpu(DIV_ROUND_UP(32, 32) * 4,
|
|
|
|
sizeof(u32));
|
2016-05-10 09:14:42 -06:00
|
|
|
if (WARN_ON(!gic->saved_ppi_enable))
|
|
|
|
return -ENOMEM;
|
2011-02-10 13:54:10 -07:00
|
|
|
|
2015-11-16 12:13:28 -07:00
|
|
|
gic->saved_ppi_active = __alloc_percpu(DIV_ROUND_UP(32, 32) * 4,
|
|
|
|
sizeof(u32));
|
2016-05-10 09:14:42 -06:00
|
|
|
if (WARN_ON(!gic->saved_ppi_active))
|
|
|
|
goto free_ppi_enable;
|
2015-11-16 12:13:28 -07:00
|
|
|
|
2011-02-10 13:54:10 -07:00
|
|
|
gic->saved_ppi_conf = __alloc_percpu(DIV_ROUND_UP(32, 16) * 4,
|
|
|
|
sizeof(u32));
|
2016-05-10 09:14:42 -06:00
|
|
|
if (WARN_ON(!gic->saved_ppi_conf))
|
|
|
|
goto free_ppi_active;
|
2011-02-10 13:54:10 -07:00
|
|
|
|
2011-11-25 09:58:19 -07:00
|
|
|
if (gic == &gic_data[0])
|
|
|
|
cpu_pm_register_notifier(&gic_notifier_block);
|
2016-05-10 09:14:42 -06:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
free_ppi_active:
|
|
|
|
free_percpu(gic->saved_ppi_active);
|
|
|
|
free_ppi_enable:
|
|
|
|
free_percpu(gic->saved_ppi_enable);
|
|
|
|
|
|
|
|
return -ENOMEM;
|
2011-02-10 13:54:10 -07:00
|
|
|
}
|
|
|
|
#else
|
2016-06-07 09:12:32 -06:00
|
|
|
static int gic_pm_init(struct gic_chip_data *gic)
|
2011-02-10 13:54:10 -07:00
|
|
|
{
|
2016-05-10 09:14:42 -06:00
|
|
|
return 0;
|
2011-02-10 13:54:10 -07:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2012-11-26 14:05:48 -07:00
|
|
|
#ifdef CONFIG_SMP
|
2014-03-04 18:02:01 -07:00
|
|
|
static void gic_raise_softirq(const struct cpumask *mask, unsigned int irq)
|
2012-11-26 14:05:48 -07:00
|
|
|
{
|
|
|
|
int cpu;
|
2012-04-11 23:40:31 -06:00
|
|
|
unsigned long flags, map = 0;
|
|
|
|
|
2016-08-09 00:50:44 -06:00
|
|
|
if (unlikely(nr_cpu_ids == 1)) {
|
|
|
|
/* Only one CPU? let's do a self-IPI... */
|
|
|
|
writel_relaxed(2 << 24 | irq,
|
|
|
|
gic_data_dist_base(&gic_data[0]) + GIC_DIST_SOFTINT);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2016-06-27 11:11:43 -06:00
|
|
|
gic_lock_irqsave(flags);
|
2012-11-26 14:05:48 -07:00
|
|
|
|
|
|
|
/* Convert our logical CPU mask into a physical one. */
|
|
|
|
for_each_cpu(cpu, mask)
|
2013-02-19 06:52:22 -07:00
|
|
|
map |= gic_cpu_map[cpu];
|
2012-11-26 14:05:48 -07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Ensure that stores to Normal memory are visible to the
|
2014-02-20 10:42:07 -07:00
|
|
|
* other CPUs before they observe us issuing the IPI.
|
2012-11-26 14:05:48 -07:00
|
|
|
*/
|
2014-02-20 10:42:07 -07:00
|
|
|
dmb(ishst);
|
2012-11-26 14:05:48 -07:00
|
|
|
|
|
|
|
/* this always happens on GIC0 */
|
|
|
|
writel_relaxed(map << 16 | irq, gic_data_dist_base(&gic_data[0]) + GIC_DIST_SOFTINT);
|
2012-04-11 23:40:31 -06:00
|
|
|
|
2016-06-27 11:11:43 -06:00
|
|
|
gic_unlock_irqrestore(flags);
|
2012-04-11 23:40:31 -06:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_BL_SWITCHER
|
2012-11-28 16:48:19 -07:00
|
|
|
/*
|
|
|
|
* gic_send_sgi - send a SGI directly to given CPU interface number
|
|
|
|
*
|
|
|
|
* cpu_id: the ID for the destination CPU interface
|
|
|
|
* irq: the IPI number to send a SGI for
|
|
|
|
*/
|
|
|
|
void gic_send_sgi(unsigned int cpu_id, unsigned int irq)
|
|
|
|
{
|
|
|
|
BUG_ON(cpu_id >= NR_GIC_CPU_IF);
|
|
|
|
cpu_id = 1 << cpu_id;
|
|
|
|
/* this always happens on GIC0 */
|
|
|
|
writel_relaxed((cpu_id << 16) | irq, gic_data_dist_base(&gic_data[0]) + GIC_DIST_SOFTINT);
|
|
|
|
}
|
|
|
|
|
2012-07-05 19:33:26 -06:00
|
|
|
/*
|
|
|
|
* gic_get_cpu_id - get the CPU interface ID for the specified CPU
|
|
|
|
*
|
|
|
|
* @cpu: the logical CPU number to get the GIC ID for.
|
|
|
|
*
|
|
|
|
* Return the CPU interface ID for the given logical CPU number,
|
|
|
|
* or -1 if the CPU number is too large or the interface ID is
|
|
|
|
* unknown (more than one bit set).
|
|
|
|
*/
|
|
|
|
int gic_get_cpu_id(unsigned int cpu)
|
|
|
|
{
|
|
|
|
unsigned int cpu_bit;
|
|
|
|
|
|
|
|
if (cpu >= NR_GIC_CPU_IF)
|
|
|
|
return -1;
|
|
|
|
cpu_bit = gic_cpu_map[cpu];
|
|
|
|
if (cpu_bit & (cpu_bit - 1))
|
|
|
|
return -1;
|
|
|
|
return __ffs(cpu_bit);
|
|
|
|
}
|
|
|
|
|
2012-04-11 23:40:31 -06:00
|
|
|
/*
|
|
|
|
* gic_migrate_target - migrate IRQs to another CPU interface
|
|
|
|
*
|
|
|
|
* @new_cpu_id: the CPU target ID to migrate IRQs to
|
|
|
|
*
|
|
|
|
* Migrate all peripheral interrupts with a target matching the current CPU
|
|
|
|
* to the interface corresponding to @new_cpu_id. The CPU interface mapping
|
|
|
|
* is also updated. Targets to other CPU interfaces are unchanged.
|
|
|
|
* This must be called with IRQs locally disabled.
|
|
|
|
*/
|
|
|
|
void gic_migrate_target(unsigned int new_cpu_id)
|
|
|
|
{
|
|
|
|
unsigned int cur_cpu_id, gic_irqs, gic_nr = 0;
|
|
|
|
void __iomem *dist_base;
|
|
|
|
int i, ror_val, cpu = smp_processor_id();
|
|
|
|
u32 val, cur_target_mask, active_mask;
|
|
|
|
|
2015-12-18 02:44:53 -07:00
|
|
|
BUG_ON(gic_nr >= CONFIG_ARM_GIC_MAX_NR);
|
2012-04-11 23:40:31 -06:00
|
|
|
|
|
|
|
dist_base = gic_data_dist_base(&gic_data[gic_nr]);
|
|
|
|
if (!dist_base)
|
|
|
|
return;
|
|
|
|
gic_irqs = gic_data[gic_nr].gic_irqs;
|
|
|
|
|
|
|
|
cur_cpu_id = __ffs(gic_cpu_map[cpu]);
|
|
|
|
cur_target_mask = 0x01010101 << cur_cpu_id;
|
|
|
|
ror_val = (cur_cpu_id - new_cpu_id) & 31;
|
|
|
|
|
2016-06-27 11:11:43 -06:00
|
|
|
gic_lock();
|
2012-04-11 23:40:31 -06:00
|
|
|
|
|
|
|
/* Update the target interface for this logical CPU */
|
|
|
|
gic_cpu_map[cpu] = 1 << new_cpu_id;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Find all the peripheral interrupts targetting the current
|
|
|
|
* CPU interface and migrate them to the new CPU interface.
|
|
|
|
* We skip DIST_TARGET 0 to 7 as they are read-only.
|
|
|
|
*/
|
|
|
|
for (i = 8; i < DIV_ROUND_UP(gic_irqs, 4); i++) {
|
|
|
|
val = readl_relaxed(dist_base + GIC_DIST_TARGET + i * 4);
|
|
|
|
active_mask = val & cur_target_mask;
|
|
|
|
if (active_mask) {
|
|
|
|
val &= ~active_mask;
|
|
|
|
val |= ror32(active_mask, ror_val);
|
|
|
|
writel_relaxed(val, dist_base + GIC_DIST_TARGET + i*4);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2016-06-27 11:11:43 -06:00
|
|
|
gic_unlock();
|
2012-04-11 23:40:31 -06:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Now let's migrate and clear any potential SGIs that might be
|
|
|
|
* pending for us (cur_cpu_id). Since GIC_DIST_SGI_PENDING_SET
|
|
|
|
* is a banked register, we can only forward the SGI using
|
|
|
|
* GIC_DIST_SOFTINT. The original SGI source is lost but Linux
|
|
|
|
* doesn't use that information anyway.
|
|
|
|
*
|
|
|
|
* For the same reason we do not adjust SGI source information
|
|
|
|
* for previously sent SGIs by us to other CPUs either.
|
|
|
|
*/
|
|
|
|
for (i = 0; i < 16; i += 4) {
|
|
|
|
int j;
|
|
|
|
val = readl_relaxed(dist_base + GIC_DIST_SGI_PENDING_SET + i);
|
|
|
|
if (!val)
|
|
|
|
continue;
|
|
|
|
writel_relaxed(val, dist_base + GIC_DIST_SGI_PENDING_CLEAR + i);
|
|
|
|
for (j = i; j < i + 4; j++) {
|
|
|
|
if (val & 0xff)
|
|
|
|
writel_relaxed((1 << (new_cpu_id + 16)) | j,
|
|
|
|
dist_base + GIC_DIST_SOFTINT);
|
|
|
|
val >>= 8;
|
|
|
|
}
|
|
|
|
}
|
2012-11-26 14:05:48 -07:00
|
|
|
}
|
2012-11-28 16:17:25 -07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* gic_get_sgir_physaddr - get the physical address for the SGI register
|
|
|
|
*
|
|
|
|
* REturn the physical address of the SGI register to be used
|
|
|
|
* by some early assembly code when the kernel is not yet available.
|
|
|
|
*/
|
|
|
|
static unsigned long gic_dist_physaddr;
|
|
|
|
|
|
|
|
unsigned long gic_get_sgir_physaddr(void)
|
|
|
|
{
|
|
|
|
if (!gic_dist_physaddr)
|
|
|
|
return 0;
|
|
|
|
return gic_dist_physaddr + GIC_DIST_SOFTINT;
|
|
|
|
}
|
|
|
|
|
2016-09-07 05:26:45 -06:00
|
|
|
static void __init gic_init_physaddr(struct device_node *node)
|
2012-11-28 16:17:25 -07:00
|
|
|
{
|
|
|
|
struct resource res;
|
|
|
|
if (of_address_to_resource(node, 0, &res) == 0) {
|
|
|
|
gic_dist_physaddr = res.start;
|
|
|
|
pr_info("GIC physical location is %#lx\n", gic_dist_physaddr);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
#else
|
|
|
|
#define gic_init_physaddr(node) do { } while (0)
|
2012-11-26 14:05:48 -07:00
|
|
|
#endif
|
|
|
|
|
2012-02-14 14:06:57 -07:00
|
|
|
static int gic_irq_domain_map(struct irq_domain *d, unsigned int irq,
|
|
|
|
irq_hw_number_t hw)
|
|
|
|
{
|
2015-10-23 16:15:53 -06:00
|
|
|
struct gic_chip_data *gic = d->host_data;
|
2015-08-26 10:00:44 -06:00
|
|
|
|
2012-02-14 14:06:57 -07:00
|
|
|
if (hw < 32) {
|
|
|
|
irq_set_percpu_devid(irq);
|
2015-10-23 16:15:53 -06:00
|
|
|
irq_domain_set_info(d, irq, hw, &gic->chip, d->host_data,
|
2014-11-25 01:04:19 -07:00
|
|
|
handle_percpu_devid_irq, NULL, NULL);
|
2015-08-29 17:01:22 -06:00
|
|
|
irq_set_status_flags(irq, IRQ_NOAUTOEN);
|
2012-02-14 14:06:57 -07:00
|
|
|
} else {
|
2015-10-23 16:15:53 -06:00
|
|
|
irq_domain_set_info(d, irq, hw, &gic->chip, d->host_data,
|
2014-11-25 01:04:19 -07:00
|
|
|
handle_fasteoi_irq, NULL, NULL);
|
2015-08-29 17:01:22 -06:00
|
|
|
irq_set_probe(irq);
|
2017-08-18 02:39:16 -06:00
|
|
|
irqd_set_single_target(irq_desc_get_irq_data(irq_to_desc(irq)));
|
2012-02-14 14:06:57 -07:00
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2013-12-03 03:27:22 -07:00
|
|
|
static void gic_irq_domain_unmap(struct irq_domain *d, unsigned int irq)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
2015-10-13 05:51:33 -06:00
|
|
|
static int gic_irq_domain_translate(struct irq_domain *d,
|
|
|
|
struct irq_fwspec *fwspec,
|
|
|
|
unsigned long *hwirq,
|
|
|
|
unsigned int *type)
|
|
|
|
{
|
|
|
|
if (is_of_node(fwspec->fwnode)) {
|
|
|
|
if (fwspec->param_count < 3)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
/* Get the interrupt number and add 16 to skip over SGIs */
|
|
|
|
*hwirq = fwspec->param[1] + 16;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* For SPIs, we need to add 16 more to get the GIC irq
|
|
|
|
* ID number
|
|
|
|
*/
|
|
|
|
if (!fwspec->param[0])
|
|
|
|
*hwirq += 16;
|
|
|
|
|
|
|
|
*type = fwspec->param[2] & IRQ_TYPE_SENSE_MASK;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2015-12-10 09:55:28 -07:00
|
|
|
if (is_fwnode_irqchip(fwspec->fwnode)) {
|
2015-10-13 05:51:40 -06:00
|
|
|
if(fwspec->param_count != 2)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
*hwirq = fwspec->param[0];
|
|
|
|
*type = fwspec->param[1];
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2015-10-13 05:51:33 -06:00
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2016-07-13 11:16:04 -06:00
|
|
|
static int gic_starting_cpu(unsigned int cpu)
|
2013-01-14 11:05:37 -07:00
|
|
|
{
|
2016-07-13 11:16:04 -06:00
|
|
|
gic_cpu_init(&gic_data[0]);
|
|
|
|
return 0;
|
2013-01-14 11:05:37 -07:00
|
|
|
}
|
|
|
|
|
2014-11-25 01:04:19 -07:00
|
|
|
static int gic_irq_domain_alloc(struct irq_domain *domain, unsigned int virq,
|
|
|
|
unsigned int nr_irqs, void *arg)
|
|
|
|
{
|
|
|
|
int i, ret;
|
|
|
|
irq_hw_number_t hwirq;
|
|
|
|
unsigned int type = IRQ_TYPE_NONE;
|
2015-10-13 05:51:33 -06:00
|
|
|
struct irq_fwspec *fwspec = arg;
|
2014-11-25 01:04:19 -07:00
|
|
|
|
2015-10-13 05:51:33 -06:00
|
|
|
ret = gic_irq_domain_translate(domain, fwspec, &hwirq, &type);
|
2014-11-25 01:04:19 -07:00
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
2017-07-04 03:56:34 -06:00
|
|
|
for (i = 0; i < nr_irqs; i++) {
|
|
|
|
ret = gic_irq_domain_map(domain, virq + i, hwirq + i);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
}
|
2014-11-25 01:04:19 -07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct irq_domain_ops gic_irq_domain_hierarchy_ops = {
|
2015-10-13 05:51:33 -06:00
|
|
|
.translate = gic_irq_domain_translate,
|
2014-11-25 01:04:19 -07:00
|
|
|
.alloc = gic_irq_domain_alloc,
|
|
|
|
.free = irq_domain_free_irqs_top,
|
|
|
|
};
|
|
|
|
|
2014-03-04 18:02:01 -07:00
|
|
|
static const struct irq_domain_ops gic_irq_domain_ops = {
|
2012-02-14 14:06:57 -07:00
|
|
|
.map = gic_irq_domain_map,
|
2013-12-03 03:27:22 -07:00
|
|
|
.unmap = gic_irq_domain_unmap,
|
2011-09-28 20:25:31 -06:00
|
|
|
};
|
|
|
|
|
2016-06-07 09:12:31 -06:00
|
|
|
static void gic_init_chip(struct gic_chip_data *gic, struct device *dev,
|
|
|
|
const char *name, bool use_eoimode1)
|
2010-12-04 08:55:14 -07:00
|
|
|
{
|
2015-10-23 16:15:53 -06:00
|
|
|
/* Initialize irq_chip */
|
2016-05-10 09:14:41 -06:00
|
|
|
gic->chip = gic_chip;
|
2016-06-07 09:12:31 -06:00
|
|
|
gic->chip.name = name;
|
|
|
|
gic->chip.parent_device = dev;
|
2016-05-10 09:14:41 -06:00
|
|
|
|
2016-06-07 09:12:31 -06:00
|
|
|
if (use_eoimode1) {
|
2016-05-10 09:14:41 -06:00
|
|
|
gic->chip.irq_mask = gic_eoimode1_mask_irq;
|
|
|
|
gic->chip.irq_eoi = gic_eoimode1_eoi_irq;
|
|
|
|
gic->chip.irq_set_vcpu_affinity = gic_irq_set_vcpu_affinity;
|
2015-10-23 16:15:53 -06:00
|
|
|
}
|
|
|
|
|
2016-02-09 08:24:56 -07:00
|
|
|
#ifdef CONFIG_SMP
|
2016-05-10 09:14:44 -06:00
|
|
|
if (gic == &gic_data[0])
|
2016-02-09 08:24:56 -07:00
|
|
|
gic->chip.irq_set_affinity = gic_set_affinity;
|
|
|
|
#endif
|
2016-06-07 09:12:31 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
static int gic_init_bases(struct gic_chip_data *gic, int irq_start,
|
|
|
|
struct fwnode_handle *handle)
|
|
|
|
{
|
|
|
|
irq_hw_number_t hwirq_base;
|
|
|
|
int gic_irqs, irq_base, ret;
|
2016-02-09 08:24:56 -07:00
|
|
|
|
2016-05-10 09:14:44 -06:00
|
|
|
if (IS_ENABLED(CONFIG_GIC_NON_BANKED) && gic->percpu_offset) {
|
2016-05-10 09:14:42 -06:00
|
|
|
/* Frankein-GIC without banked registers... */
|
2011-11-12 09:09:49 -07:00
|
|
|
unsigned int cpu;
|
|
|
|
|
|
|
|
gic->dist_base.percpu_base = alloc_percpu(void __iomem *);
|
|
|
|
gic->cpu_base.percpu_base = alloc_percpu(void __iomem *);
|
|
|
|
if (WARN_ON(!gic->dist_base.percpu_base ||
|
|
|
|
!gic->cpu_base.percpu_base)) {
|
2016-05-10 09:14:42 -06:00
|
|
|
ret = -ENOMEM;
|
|
|
|
goto error;
|
2011-11-12 09:09:49 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
for_each_possible_cpu(cpu) {
|
2014-07-17 09:23:44 -06:00
|
|
|
u32 mpidr = cpu_logical_map(cpu);
|
|
|
|
u32 core_id = MPIDR_AFFINITY_LEVEL(mpidr, 0);
|
2016-05-10 09:14:44 -06:00
|
|
|
unsigned long offset = gic->percpu_offset * core_id;
|
|
|
|
*per_cpu_ptr(gic->dist_base.percpu_base, cpu) =
|
|
|
|
gic->raw_dist_base + offset;
|
|
|
|
*per_cpu_ptr(gic->cpu_base.percpu_base, cpu) =
|
|
|
|
gic->raw_cpu_base + offset;
|
2011-11-12 09:09:49 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
gic_set_base_accessor(gic, gic_get_percpu_base);
|
2016-05-10 09:14:42 -06:00
|
|
|
} else {
|
|
|
|
/* Normal, sane GIC... */
|
2016-05-10 09:14:44 -06:00
|
|
|
WARN(gic->percpu_offset,
|
2011-11-12 09:09:49 -07:00
|
|
|
"GIC_NON_BANKED not enabled, ignoring %08x offset!",
|
2016-05-10 09:14:44 -06:00
|
|
|
gic->percpu_offset);
|
|
|
|
gic->dist_base.common_base = gic->raw_dist_base;
|
|
|
|
gic->cpu_base.common_base = gic->raw_cpu_base;
|
2011-11-12 09:09:49 -07:00
|
|
|
gic_set_base_accessor(gic, gic_get_common_base);
|
|
|
|
}
|
2010-12-04 09:50:58 -07:00
|
|
|
|
2011-09-28 20:25:31 -06:00
|
|
|
/*
|
|
|
|
* Find out how many interrupts are supported.
|
|
|
|
* The GIC only supports up to 1020 interrupt sources.
|
|
|
|
*/
|
2011-11-12 09:09:49 -07:00
|
|
|
gic_irqs = readl_relaxed(gic_data_dist_base(gic) + GIC_DIST_CTR) & 0x1f;
|
2011-09-28 20:25:31 -06:00
|
|
|
gic_irqs = (gic_irqs + 1) * 32;
|
|
|
|
if (gic_irqs > 1020)
|
|
|
|
gic_irqs = 1020;
|
|
|
|
gic->gic_irqs = gic_irqs;
|
|
|
|
|
2015-10-13 05:51:40 -06:00
|
|
|
if (handle) { /* DT/ACPI */
|
|
|
|
gic->domain = irq_domain_create_linear(handle, gic_irqs,
|
|
|
|
&gic_irq_domain_hierarchy_ops,
|
|
|
|
gic);
|
|
|
|
} else { /* Legacy support */
|
2014-11-25 01:04:19 -07:00
|
|
|
/*
|
|
|
|
* For primary GICs, skip over SGIs.
|
|
|
|
* For secondary GICs, skip over PPIs, too.
|
|
|
|
*/
|
2016-05-10 09:14:44 -06:00
|
|
|
if (gic == &gic_data[0] && (irq_start & 31) > 0) {
|
2014-11-25 01:04:19 -07:00
|
|
|
hwirq_base = 16;
|
|
|
|
if (irq_start != -1)
|
|
|
|
irq_start = (irq_start & ~31) + 16;
|
|
|
|
} else {
|
|
|
|
hwirq_base = 32;
|
|
|
|
}
|
|
|
|
|
|
|
|
gic_irqs -= hwirq_base; /* calculate # of irqs to allocate */
|
2013-12-03 03:27:22 -07:00
|
|
|
|
|
|
|
irq_base = irq_alloc_descs(irq_start, 16, gic_irqs,
|
|
|
|
numa_node_id());
|
remove lots of IS_ERR_VALUE abuses
Most users of IS_ERR_VALUE() in the kernel are wrong, as they
pass an 'int' into a function that takes an 'unsigned long'
argument. This happens to work because the type is sign-extended
on 64-bit architectures before it gets converted into an
unsigned type.
However, anything that passes an 'unsigned short' or 'unsigned int'
argument into IS_ERR_VALUE() is guaranteed to be broken, as are
8-bit integers and types that are wider than 'unsigned long'.
Andrzej Hajda has already fixed a lot of the worst abusers that
were causing actual bugs, but it would be nice to prevent any
users that are not passing 'unsigned long' arguments.
This patch changes all users of IS_ERR_VALUE() that I could find
on 32-bit ARM randconfig builds and x86 allmodconfig. For the
moment, this doesn't change the definition of IS_ERR_VALUE()
because there are probably still architecture specific users
elsewhere.
Almost all the warnings I got are for files that are better off
using 'if (err)' or 'if (err < 0)'.
The only legitimate user I could find that we get a warning for
is the (32-bit only) freescale fman driver, so I did not remove
the IS_ERR_VALUE() there but changed the type to 'unsigned long'.
For 9pfs, I just worked around one user whose calling conventions
are so obscure that I did not dare change the behavior.
I was using this definition for testing:
#define IS_ERR_VALUE(x) ((unsigned long*)NULL == (typeof (x)*)NULL && \
unlikely((unsigned long long)(x) >= (unsigned long long)(typeof(x))-MAX_ERRNO))
which ends up making all 16-bit or wider types work correctly with
the most plausible interpretation of what IS_ERR_VALUE() was supposed
to return according to its users, but also causes a compile-time
warning for any users that do not pass an 'unsigned long' argument.
I suggested this approach earlier this year, but back then we ended
up deciding to just fix the users that are obviously broken. After
the initial warning that caused me to get involved in the discussion
(fs/gfs2/dir.c) showed up again in the mainline kernel, Linus
asked me to send the whole thing again.
[ Updated the 9p parts as per Al Viro - Linus ]
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Cc: Andrzej Hajda <a.hajda@samsung.com>
Cc: Andrew Morton <akpm@linux-foundation.org>
Link: https://lkml.org/lkml/2016/1/7/363
Link: https://lkml.org/lkml/2016/5/27/486
Acked-by: Srinivas Kandagatla <srinivas.kandagatla@linaro.org> # For nvmem part
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
2016-05-27 15:23:25 -06:00
|
|
|
if (irq_base < 0) {
|
2013-12-03 03:27:22 -07:00
|
|
|
WARN(1, "Cannot allocate irq_descs @ IRQ%d, assuming pre-allocated\n",
|
|
|
|
irq_start);
|
|
|
|
irq_base = irq_start;
|
|
|
|
}
|
|
|
|
|
2015-10-13 05:51:40 -06:00
|
|
|
gic->domain = irq_domain_add_legacy(NULL, gic_irqs, irq_base,
|
2013-12-03 03:27:22 -07:00
|
|
|
hwirq_base, &gic_irq_domain_ops, gic);
|
2011-10-21 16:14:27 -06:00
|
|
|
}
|
2013-12-03 03:27:22 -07:00
|
|
|
|
2016-05-10 09:14:42 -06:00
|
|
|
if (WARN_ON(!gic->domain)) {
|
|
|
|
ret = -ENODEV;
|
|
|
|
goto error;
|
|
|
|
}
|
2010-12-04 09:50:58 -07:00
|
|
|
|
2011-09-28 20:25:31 -06:00
|
|
|
gic_dist_init(gic);
|
2016-05-10 09:14:42 -06:00
|
|
|
ret = gic_cpu_init(gic);
|
|
|
|
if (ret)
|
|
|
|
goto error;
|
|
|
|
|
|
|
|
ret = gic_pm_init(gic);
|
|
|
|
if (ret)
|
|
|
|
goto error;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
error:
|
2016-05-10 09:14:44 -06:00
|
|
|
if (IS_ENABLED(CONFIG_GIC_NON_BANKED) && gic->percpu_offset) {
|
2016-05-10 09:14:42 -06:00
|
|
|
free_percpu(gic->dist_base.percpu_base);
|
|
|
|
free_percpu(gic->cpu_base.percpu_base);
|
|
|
|
}
|
|
|
|
|
|
|
|
return ret;
|
2010-12-04 08:55:14 -07:00
|
|
|
}
|
|
|
|
|
2016-06-07 09:12:30 -06:00
|
|
|
static int __init __gic_init_bases(struct gic_chip_data *gic,
|
|
|
|
int irq_start,
|
|
|
|
struct fwnode_handle *handle)
|
|
|
|
{
|
2016-06-07 09:12:31 -06:00
|
|
|
char *name;
|
|
|
|
int i, ret;
|
2016-06-07 09:12:30 -06:00
|
|
|
|
|
|
|
if (WARN_ON(!gic || gic->domain))
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
if (gic == &gic_data[0]) {
|
|
|
|
/*
|
|
|
|
* Initialize the CPU interface map to all CPUs.
|
|
|
|
* It will be refined as each CPU probes its ID.
|
|
|
|
* This is only necessary for the primary GIC.
|
|
|
|
*/
|
|
|
|
for (i = 0; i < NR_GIC_CPU_IF; i++)
|
|
|
|
gic_cpu_map[i] = 0xff;
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
set_smp_cross_call(gic_raise_softirq);
|
|
|
|
#endif
|
2016-07-13 11:16:04 -06:00
|
|
|
cpuhp_setup_state_nocalls(CPUHP_AP_IRQ_GIC_STARTING,
|
2016-12-21 12:19:54 -07:00
|
|
|
"irqchip/arm/gic:starting",
|
2016-07-13 11:16:04 -06:00
|
|
|
gic_starting_cpu, NULL);
|
2016-06-07 09:12:30 -06:00
|
|
|
set_handle_irq(gic_handle_irq);
|
|
|
|
if (static_key_true(&supports_deactivate))
|
|
|
|
pr_info("GIC: Using split EOI/Deactivate mode\n");
|
|
|
|
}
|
|
|
|
|
2016-06-07 09:12:31 -06:00
|
|
|
if (static_key_true(&supports_deactivate) && gic == &gic_data[0]) {
|
|
|
|
name = kasprintf(GFP_KERNEL, "GICv2");
|
|
|
|
gic_init_chip(gic, NULL, name, true);
|
|
|
|
} else {
|
|
|
|
name = kasprintf(GFP_KERNEL, "GIC-%d", (int)(gic-&gic_data[0]));
|
|
|
|
gic_init_chip(gic, NULL, name, false);
|
|
|
|
}
|
|
|
|
|
|
|
|
ret = gic_init_bases(gic, irq_start, handle);
|
|
|
|
if (ret)
|
|
|
|
kfree(name);
|
|
|
|
|
|
|
|
return ret;
|
2016-06-07 09:12:30 -06:00
|
|
|
}
|
|
|
|
|
2015-10-13 05:51:39 -06:00
|
|
|
void __init gic_init(unsigned int gic_nr, int irq_start,
|
|
|
|
void __iomem *dist_base, void __iomem *cpu_base)
|
2015-09-01 03:08:53 -06:00
|
|
|
{
|
2016-05-10 09:14:44 -06:00
|
|
|
struct gic_chip_data *gic;
|
|
|
|
|
|
|
|
if (WARN_ON(gic_nr >= CONFIG_ARM_GIC_MAX_NR))
|
|
|
|
return;
|
|
|
|
|
2015-09-01 03:08:53 -06:00
|
|
|
/*
|
|
|
|
* Non-DT/ACPI systems won't run a hypervisor, so let's not
|
|
|
|
* bother with these...
|
|
|
|
*/
|
|
|
|
static_key_slow_dec(&supports_deactivate);
|
2016-05-10 09:14:44 -06:00
|
|
|
|
|
|
|
gic = &gic_data[gic_nr];
|
|
|
|
gic->raw_dist_base = dist_base;
|
|
|
|
gic->raw_cpu_base = cpu_base;
|
|
|
|
|
|
|
|
__gic_init_bases(gic, irq_start, NULL);
|
2015-09-01 03:08:53 -06:00
|
|
|
}
|
|
|
|
|
2016-05-10 09:14:45 -06:00
|
|
|
static void gic_teardown(struct gic_chip_data *gic)
|
|
|
|
{
|
|
|
|
if (WARN_ON(!gic))
|
|
|
|
return;
|
|
|
|
|
|
|
|
if (gic->raw_dist_base)
|
|
|
|
iounmap(gic->raw_dist_base);
|
|
|
|
if (gic->raw_cpu_base)
|
|
|
|
iounmap(gic->raw_cpu_base);
|
2015-09-01 03:08:53 -06:00
|
|
|
}
|
|
|
|
|
2011-09-28 20:27:52 -06:00
|
|
|
#ifdef CONFIG_OF
|
2013-03-13 03:35:15 -06:00
|
|
|
static int gic_cnt __initdata;
|
2017-10-27 02:34:22 -06:00
|
|
|
static bool gicv2_force_probe;
|
|
|
|
|
|
|
|
static int __init gicv2_force_probe_cfg(char *buf)
|
|
|
|
{
|
|
|
|
return strtobool(buf, &gicv2_force_probe);
|
|
|
|
}
|
|
|
|
early_param("irqchip.gicv2_force_probe", gicv2_force_probe_cfg);
|
|
|
|
|
|
|
|
static bool gic_check_gicv2(void __iomem *base)
|
|
|
|
{
|
|
|
|
u32 val = readl_relaxed(base + GIC_CPU_IDENT);
|
|
|
|
return (val & 0xff0fff) == 0x02043B;
|
|
|
|
}
|
2011-09-28 20:27:52 -06:00
|
|
|
|
irqchip/GIC: Add workaround for aliased GIC400
The GICv2 architecture mandates that the two 4kB GIC regions are
contiguous, and on two separate physical pages (so that access to
the second page can be trapped by a hypervisor). This doesn't work
very well when PAGE_SIZE is 64kB.
A relatively common hack^Wway to work around this is to alias each
4kB region over its own 64kB page. Of course in this case, the base
address you want to use is not really the begining of the region,
but base + 60kB (so that you get a contiguous 8kB region over two
distinct pages).
Normally, this would be described in DT with a new property, but
some HW is already out there, and the firmware makes sure that
it will override whatever you put in the GIC node. Duh. And of course,
said firmware source code is not available, despite being based
on u-boot.
The workaround is to detect the case where the CPU interface size
is set to 128kB, and verify the aliasing by checking that the ID
register for GIC400 (which is the only GIC wired this way so far)
is the same at base and base + 0xF000. In this case, we update
the GIC base address and let it roll.
And if you feel slightly sick by looking at this, rest assured that
I do too...
Reported-by: Julien Grall <julien.grall@citrix.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Cc: linux-arm-kernel@lists.infradead.org
Cc: Stuart Yoder <stuart.yoder@freescale.com>
Cc: Pavel Fedin <p.fedin@samsung.com>
Cc: Jason Cooper <jason@lakedaemon.net>
Link: http://lkml.kernel.org/r/1442142873-20213-2-git-send-email-marc.zyngier@arm.com
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
2015-09-13 05:14:31 -06:00
|
|
|
static bool gic_check_eoimode(struct device_node *node, void __iomem **base)
|
|
|
|
{
|
|
|
|
struct resource cpuif_res;
|
|
|
|
|
|
|
|
of_address_to_resource(node, 1, &cpuif_res);
|
|
|
|
|
|
|
|
if (!is_hyp_mode_available())
|
|
|
|
return false;
|
2017-10-27 02:34:22 -06:00
|
|
|
if (resource_size(&cpuif_res) < SZ_8K) {
|
|
|
|
void __iomem *alt;
|
|
|
|
/*
|
|
|
|
* Check for a stupid firmware that only exposes the
|
|
|
|
* first page of a GICv2.
|
|
|
|
*/
|
|
|
|
if (!gic_check_gicv2(*base))
|
|
|
|
return false;
|
|
|
|
|
|
|
|
if (!gicv2_force_probe) {
|
|
|
|
pr_warn("GIC: GICv2 detected, but range too small and irqchip.gicv2_force_probe not set\n");
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
alt = ioremap(cpuif_res.start, SZ_8K);
|
|
|
|
if (!alt)
|
|
|
|
return false;
|
|
|
|
if (!gic_check_gicv2(alt + SZ_4K)) {
|
|
|
|
/*
|
|
|
|
* The first page was that of a GICv2, and
|
|
|
|
* the second was *something*. Let's trust it
|
|
|
|
* to be a GICv2, and update the mapping.
|
|
|
|
*/
|
|
|
|
pr_warn("GIC: GICv2 at %pa, but range is too small (broken DT?), assuming 8kB\n",
|
|
|
|
&cpuif_res.start);
|
|
|
|
iounmap(*base);
|
|
|
|
*base = alt;
|
|
|
|
return true;
|
|
|
|
}
|
irqchip/GIC: Add workaround for aliased GIC400
The GICv2 architecture mandates that the two 4kB GIC regions are
contiguous, and on two separate physical pages (so that access to
the second page can be trapped by a hypervisor). This doesn't work
very well when PAGE_SIZE is 64kB.
A relatively common hack^Wway to work around this is to alias each
4kB region over its own 64kB page. Of course in this case, the base
address you want to use is not really the begining of the region,
but base + 60kB (so that you get a contiguous 8kB region over two
distinct pages).
Normally, this would be described in DT with a new property, but
some HW is already out there, and the firmware makes sure that
it will override whatever you put in the GIC node. Duh. And of course,
said firmware source code is not available, despite being based
on u-boot.
The workaround is to detect the case where the CPU interface size
is set to 128kB, and verify the aliasing by checking that the ID
register for GIC400 (which is the only GIC wired this way so far)
is the same at base and base + 0xF000. In this case, we update
the GIC base address and let it roll.
And if you feel slightly sick by looking at this, rest assured that
I do too...
Reported-by: Julien Grall <julien.grall@citrix.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Cc: linux-arm-kernel@lists.infradead.org
Cc: Stuart Yoder <stuart.yoder@freescale.com>
Cc: Pavel Fedin <p.fedin@samsung.com>
Cc: Jason Cooper <jason@lakedaemon.net>
Link: http://lkml.kernel.org/r/1442142873-20213-2-git-send-email-marc.zyngier@arm.com
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
2015-09-13 05:14:31 -06:00
|
|
|
|
|
|
|
/*
|
2017-10-27 02:34:22 -06:00
|
|
|
* We detected *two* initial GICv2 pages in a
|
|
|
|
* row. Could be a GICv2 aliased over two 64kB
|
|
|
|
* pages. Update the resource, map the iospace, and
|
|
|
|
* pray.
|
|
|
|
*/
|
|
|
|
iounmap(alt);
|
|
|
|
alt = ioremap(cpuif_res.start, SZ_128K);
|
|
|
|
if (!alt)
|
|
|
|
return false;
|
|
|
|
pr_warn("GIC: Aliased GICv2 at %pa, trying to find the canonical range over 128kB\n",
|
|
|
|
&cpuif_res.start);
|
|
|
|
cpuif_res.end = cpuif_res.start + SZ_128K -1;
|
|
|
|
iounmap(*base);
|
|
|
|
*base = alt;
|
|
|
|
}
|
|
|
|
if (resource_size(&cpuif_res) == SZ_128K) {
|
|
|
|
/*
|
|
|
|
* Verify that we have the first 4kB of a GICv2
|
irqchip/GIC: Add workaround for aliased GIC400
The GICv2 architecture mandates that the two 4kB GIC regions are
contiguous, and on two separate physical pages (so that access to
the second page can be trapped by a hypervisor). This doesn't work
very well when PAGE_SIZE is 64kB.
A relatively common hack^Wway to work around this is to alias each
4kB region over its own 64kB page. Of course in this case, the base
address you want to use is not really the begining of the region,
but base + 60kB (so that you get a contiguous 8kB region over two
distinct pages).
Normally, this would be described in DT with a new property, but
some HW is already out there, and the firmware makes sure that
it will override whatever you put in the GIC node. Duh. And of course,
said firmware source code is not available, despite being based
on u-boot.
The workaround is to detect the case where the CPU interface size
is set to 128kB, and verify the aliasing by checking that the ID
register for GIC400 (which is the only GIC wired this way so far)
is the same at base and base + 0xF000. In this case, we update
the GIC base address and let it roll.
And if you feel slightly sick by looking at this, rest assured that
I do too...
Reported-by: Julien Grall <julien.grall@citrix.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Cc: linux-arm-kernel@lists.infradead.org
Cc: Stuart Yoder <stuart.yoder@freescale.com>
Cc: Pavel Fedin <p.fedin@samsung.com>
Cc: Jason Cooper <jason@lakedaemon.net>
Link: http://lkml.kernel.org/r/1442142873-20213-2-git-send-email-marc.zyngier@arm.com
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
2015-09-13 05:14:31 -06:00
|
|
|
* aliased over the first 64kB by checking the
|
|
|
|
* GICC_IIDR register on both ends.
|
|
|
|
*/
|
2017-10-27 02:34:22 -06:00
|
|
|
if (!gic_check_gicv2(*base) ||
|
|
|
|
!gic_check_gicv2(*base + 0xf000))
|
irqchip/GIC: Add workaround for aliased GIC400
The GICv2 architecture mandates that the two 4kB GIC regions are
contiguous, and on two separate physical pages (so that access to
the second page can be trapped by a hypervisor). This doesn't work
very well when PAGE_SIZE is 64kB.
A relatively common hack^Wway to work around this is to alias each
4kB region over its own 64kB page. Of course in this case, the base
address you want to use is not really the begining of the region,
but base + 60kB (so that you get a contiguous 8kB region over two
distinct pages).
Normally, this would be described in DT with a new property, but
some HW is already out there, and the firmware makes sure that
it will override whatever you put in the GIC node. Duh. And of course,
said firmware source code is not available, despite being based
on u-boot.
The workaround is to detect the case where the CPU interface size
is set to 128kB, and verify the aliasing by checking that the ID
register for GIC400 (which is the only GIC wired this way so far)
is the same at base and base + 0xF000. In this case, we update
the GIC base address and let it roll.
And if you feel slightly sick by looking at this, rest assured that
I do too...
Reported-by: Julien Grall <julien.grall@citrix.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Cc: linux-arm-kernel@lists.infradead.org
Cc: Stuart Yoder <stuart.yoder@freescale.com>
Cc: Pavel Fedin <p.fedin@samsung.com>
Cc: Jason Cooper <jason@lakedaemon.net>
Link: http://lkml.kernel.org/r/1442142873-20213-2-git-send-email-marc.zyngier@arm.com
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
2015-09-13 05:14:31 -06:00
|
|
|
return false;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Move the base up by 60kB, so that we have a 8kB
|
|
|
|
* contiguous region, which allows us to use GICC_DIR
|
|
|
|
* at its normal offset. Please pass me that bucket.
|
|
|
|
*/
|
|
|
|
*base += 0xf000;
|
|
|
|
cpuif_res.start += 0xf000;
|
2016-10-20 04:21:01 -06:00
|
|
|
pr_warn("GIC: Adjusting CPU interface base to %pa\n",
|
irqchip/GIC: Add workaround for aliased GIC400
The GICv2 architecture mandates that the two 4kB GIC regions are
contiguous, and on two separate physical pages (so that access to
the second page can be trapped by a hypervisor). This doesn't work
very well when PAGE_SIZE is 64kB.
A relatively common hack^Wway to work around this is to alias each
4kB region over its own 64kB page. Of course in this case, the base
address you want to use is not really the begining of the region,
but base + 60kB (so that you get a contiguous 8kB region over two
distinct pages).
Normally, this would be described in DT with a new property, but
some HW is already out there, and the firmware makes sure that
it will override whatever you put in the GIC node. Duh. And of course,
said firmware source code is not available, despite being based
on u-boot.
The workaround is to detect the case where the CPU interface size
is set to 128kB, and verify the aliasing by checking that the ID
register for GIC400 (which is the only GIC wired this way so far)
is the same at base and base + 0xF000. In this case, we update
the GIC base address and let it roll.
And if you feel slightly sick by looking at this, rest assured that
I do too...
Reported-by: Julien Grall <julien.grall@citrix.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Cc: linux-arm-kernel@lists.infradead.org
Cc: Stuart Yoder <stuart.yoder@freescale.com>
Cc: Pavel Fedin <p.fedin@samsung.com>
Cc: Jason Cooper <jason@lakedaemon.net>
Link: http://lkml.kernel.org/r/1442142873-20213-2-git-send-email-marc.zyngier@arm.com
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
2015-09-13 05:14:31 -06:00
|
|
|
&cpuif_res.start);
|
|
|
|
}
|
|
|
|
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
irqchip/gic: Add platform driver for non-root GICs that require RPM
Add a platform driver to support non-root GICs that require runtime
power-management. Currently, only non-root GICs are supported because
the functions, smp_cross_call() and set_handle_irq(), that need to
be called for a root controller are located in the __init section and
so cannot be called by the platform driver.
The GIC platform driver re-uses many functions from the existing GIC
driver including some functions to save and restore the GIC context
during power transitions. The functions for saving and restoring the
GIC context are currently only defined if CONFIG_CPU_PM is enabled and
to ensure that these functions are always defined when the platform
driver is enabled, a dependency on CONFIG_ARM_GIC_PM (which selects the
platform driver) has been added.
In order to re-use the private GIC initialisation code, a new public
function, gic_of_init_child(), has been added which calls various
private functions to initialise the GIC. This is different from the
existing gic_of_init() because it only supports non-root GICs (ie. does
not call smp_cross_call() is set_handle_irq()) and is not located in
the __init section (so can be used by platform drivers). Furthermore,
gic_of_init_child() dynamically allocates memory for the GIC chip data
which is also different from gic_of_init().
There is no specific suspend handling for GICs registered as platform
devices. Non-wakeup interrupts will be disabled by the kernel during
late suspend, however, this alone will not power down the GIC if
interrupts have been requested and not freed. Therefore, requestors of
non-wakeup interrupts will need to free them on entering suspend in
order to power-down the GIC.
Signed-off-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
2016-06-07 09:12:34 -06:00
|
|
|
static int gic_of_setup(struct gic_chip_data *gic, struct device_node *node)
|
2016-05-10 09:14:45 -06:00
|
|
|
{
|
|
|
|
if (!gic || !node)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
gic->raw_dist_base = of_iomap(node, 0);
|
|
|
|
if (WARN(!gic->raw_dist_base, "unable to map gic dist registers\n"))
|
|
|
|
goto error;
|
|
|
|
|
|
|
|
gic->raw_cpu_base = of_iomap(node, 1);
|
|
|
|
if (WARN(!gic->raw_cpu_base, "unable to map gic cpu registers\n"))
|
|
|
|
goto error;
|
|
|
|
|
|
|
|
if (of_property_read_u32(node, "cpu-offset", &gic->percpu_offset))
|
|
|
|
gic->percpu_offset = 0;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
error:
|
|
|
|
gic_teardown(gic);
|
|
|
|
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
irqchip/gic: Add platform driver for non-root GICs that require RPM
Add a platform driver to support non-root GICs that require runtime
power-management. Currently, only non-root GICs are supported because
the functions, smp_cross_call() and set_handle_irq(), that need to
be called for a root controller are located in the __init section and
so cannot be called by the platform driver.
The GIC platform driver re-uses many functions from the existing GIC
driver including some functions to save and restore the GIC context
during power transitions. The functions for saving and restoring the
GIC context are currently only defined if CONFIG_CPU_PM is enabled and
to ensure that these functions are always defined when the platform
driver is enabled, a dependency on CONFIG_ARM_GIC_PM (which selects the
platform driver) has been added.
In order to re-use the private GIC initialisation code, a new public
function, gic_of_init_child(), has been added which calls various
private functions to initialise the GIC. This is different from the
existing gic_of_init() because it only supports non-root GICs (ie. does
not call smp_cross_call() is set_handle_irq()) and is not located in
the __init section (so can be used by platform drivers). Furthermore,
gic_of_init_child() dynamically allocates memory for the GIC chip data
which is also different from gic_of_init().
There is no specific suspend handling for GICs registered as platform
devices. Non-wakeup interrupts will be disabled by the kernel during
late suspend, however, this alone will not power down the GIC if
interrupts have been requested and not freed. Therefore, requestors of
non-wakeup interrupts will need to free them on entering suspend in
order to power-down the GIC.
Signed-off-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
2016-06-07 09:12:34 -06:00
|
|
|
int gic_of_init_child(struct device *dev, struct gic_chip_data **gic, int irq)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
if (!dev || !dev->of_node || !gic || !irq)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
*gic = devm_kzalloc(dev, sizeof(**gic), GFP_KERNEL);
|
|
|
|
if (!*gic)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
gic_init_chip(*gic, dev, dev->of_node->name, false);
|
|
|
|
|
|
|
|
ret = gic_of_setup(*gic, dev->of_node);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
ret = gic_init_bases(*gic, -1, &dev->of_node->fwnode);
|
|
|
|
if (ret) {
|
|
|
|
gic_teardown(*gic);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
irq_set_chained_handler_and_data(irq, gic_handle_cascade_irq, *gic);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2016-04-11 09:32:54 -06:00
|
|
|
static void __init gic_of_setup_kvm_info(struct device_node *node)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
struct resource *vctrl_res = &gic_v2_kvm_info.vctrl;
|
|
|
|
struct resource *vcpu_res = &gic_v2_kvm_info.vcpu;
|
|
|
|
|
|
|
|
gic_v2_kvm_info.type = GIC_V2;
|
|
|
|
|
|
|
|
gic_v2_kvm_info.maint_irq = irq_of_parse_and_map(node, 0);
|
|
|
|
if (!gic_v2_kvm_info.maint_irq)
|
|
|
|
return;
|
|
|
|
|
|
|
|
ret = of_address_to_resource(node, 2, vctrl_res);
|
|
|
|
if (ret)
|
|
|
|
return;
|
|
|
|
|
|
|
|
ret = of_address_to_resource(node, 3, vcpu_res);
|
|
|
|
if (ret)
|
|
|
|
return;
|
|
|
|
|
2016-12-06 14:00:52 -07:00
|
|
|
if (static_key_true(&supports_deactivate))
|
|
|
|
gic_set_kvm_info(&gic_v2_kvm_info);
|
2016-04-11 09:32:54 -06:00
|
|
|
}
|
|
|
|
|
2015-10-23 16:15:52 -06:00
|
|
|
int __init
|
2014-03-04 18:02:01 -07:00
|
|
|
gic_of_init(struct device_node *node, struct device_node *parent)
|
2011-09-28 20:27:52 -06:00
|
|
|
{
|
2016-05-10 09:14:44 -06:00
|
|
|
struct gic_chip_data *gic;
|
2016-05-10 09:14:42 -06:00
|
|
|
int irq, ret;
|
2011-09-28 20:27:52 -06:00
|
|
|
|
|
|
|
if (WARN_ON(!node))
|
|
|
|
return -ENODEV;
|
|
|
|
|
2016-05-10 09:14:44 -06:00
|
|
|
if (WARN_ON(gic_cnt >= CONFIG_ARM_GIC_MAX_NR))
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
gic = &gic_data[gic_cnt];
|
2011-09-28 20:27:52 -06:00
|
|
|
|
2016-05-10 09:14:45 -06:00
|
|
|
ret = gic_of_setup(gic, node);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
2011-09-28 20:27:52 -06:00
|
|
|
|
2015-08-26 10:00:44 -06:00
|
|
|
/*
|
|
|
|
* Disable split EOI/Deactivate if either HYP is not available
|
|
|
|
* or the CPU interface is too small.
|
|
|
|
*/
|
2016-05-10 09:14:44 -06:00
|
|
|
if (gic_cnt == 0 && !gic_check_eoimode(node, &gic->raw_cpu_base))
|
2015-08-26 10:00:44 -06:00
|
|
|
static_key_slow_dec(&supports_deactivate);
|
|
|
|
|
2016-05-10 09:14:44 -06:00
|
|
|
ret = __gic_init_bases(gic, -1, &node->fwnode);
|
2016-05-10 09:14:42 -06:00
|
|
|
if (ret) {
|
2016-05-10 09:14:45 -06:00
|
|
|
gic_teardown(gic);
|
2016-05-10 09:14:42 -06:00
|
|
|
return ret;
|
|
|
|
}
|
2011-11-12 09:09:49 -07:00
|
|
|
|
2016-04-11 09:32:54 -06:00
|
|
|
if (!gic_cnt) {
|
2012-11-28 16:17:25 -07:00
|
|
|
gic_init_physaddr(node);
|
2016-04-11 09:32:54 -06:00
|
|
|
gic_of_setup_kvm_info(node);
|
|
|
|
}
|
2011-09-28 20:27:52 -06:00
|
|
|
|
|
|
|
if (parent) {
|
|
|
|
irq = irq_of_parse_and_map(node, 0);
|
|
|
|
gic_cascade_irq(gic_cnt, irq);
|
|
|
|
}
|
2014-11-25 11:47:22 -07:00
|
|
|
|
|
|
|
if (IS_ENABLED(CONFIG_ARM_GIC_V2M))
|
2015-12-10 09:55:30 -07:00
|
|
|
gicv2m_init(&node->fwnode, gic_data[gic_cnt].domain);
|
2014-11-25 11:47:22 -07:00
|
|
|
|
2011-09-28 20:27:52 -06:00
|
|
|
gic_cnt++;
|
|
|
|
return 0;
|
|
|
|
}
|
2014-07-14 16:03:03 -06:00
|
|
|
IRQCHIP_DECLARE(gic_400, "arm,gic-400", gic_of_init);
|
2014-10-01 01:29:22 -06:00
|
|
|
IRQCHIP_DECLARE(arm11mp_gic, "arm,arm11mp-gic", gic_of_init);
|
|
|
|
IRQCHIP_DECLARE(arm1176jzf_dc_gic, "arm,arm1176jzf-devchip-gic", gic_of_init);
|
2012-11-20 20:21:40 -07:00
|
|
|
IRQCHIP_DECLARE(cortex_a15_gic, "arm,cortex-a15-gic", gic_of_init);
|
|
|
|
IRQCHIP_DECLARE(cortex_a9_gic, "arm,cortex-a9-gic", gic_of_init);
|
2014-07-03 05:58:52 -06:00
|
|
|
IRQCHIP_DECLARE(cortex_a7_gic, "arm,cortex-a7-gic", gic_of_init);
|
2012-11-20 20:21:40 -07:00
|
|
|
IRQCHIP_DECLARE(msm_8660_qgic, "qcom,msm-8660-qgic", gic_of_init);
|
|
|
|
IRQCHIP_DECLARE(msm_qgic2, "qcom,msm-qgic2", gic_of_init);
|
2015-09-14 14:06:43 -06:00
|
|
|
IRQCHIP_DECLARE(pl390, "arm,pl390", gic_of_init);
|
irqchip/gic: Add platform driver for non-root GICs that require RPM
Add a platform driver to support non-root GICs that require runtime
power-management. Currently, only non-root GICs are supported because
the functions, smp_cross_call() and set_handle_irq(), that need to
be called for a root controller are located in the __init section and
so cannot be called by the platform driver.
The GIC platform driver re-uses many functions from the existing GIC
driver including some functions to save and restore the GIC context
during power transitions. The functions for saving and restoring the
GIC context are currently only defined if CONFIG_CPU_PM is enabled and
to ensure that these functions are always defined when the platform
driver is enabled, a dependency on CONFIG_ARM_GIC_PM (which selects the
platform driver) has been added.
In order to re-use the private GIC initialisation code, a new public
function, gic_of_init_child(), has been added which calls various
private functions to initialise the GIC. This is different from the
existing gic_of_init() because it only supports non-root GICs (ie. does
not call smp_cross_call() is set_handle_irq()) and is not located in
the __init section (so can be used by platform drivers). Furthermore,
gic_of_init_child() dynamically allocates memory for the GIC chip data
which is also different from gic_of_init().
There is no specific suspend handling for GICs registered as platform
devices. Non-wakeup interrupts will be disabled by the kernel during
late suspend, however, this alone will not power down the GIC if
interrupts have been requested and not freed. Therefore, requestors of
non-wakeup interrupts will need to free them on entering suspend in
order to power-down the GIC.
Signed-off-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
2016-06-07 09:12:34 -06:00
|
|
|
#else
|
|
|
|
int gic_of_init_child(struct device *dev, struct gic_chip_data **gic, int irq)
|
|
|
|
{
|
|
|
|
return -ENOTSUPP;
|
|
|
|
}
|
2011-09-28 20:27:52 -06:00
|
|
|
#endif
|
2015-03-24 08:02:49 -06:00
|
|
|
|
|
|
|
#ifdef CONFIG_ACPI
|
2016-04-11 09:32:53 -06:00
|
|
|
static struct
|
|
|
|
{
|
|
|
|
phys_addr_t cpu_phys_base;
|
2016-04-11 09:32:54 -06:00
|
|
|
u32 maint_irq;
|
|
|
|
int maint_irq_mode;
|
|
|
|
phys_addr_t vctrl_base;
|
|
|
|
phys_addr_t vcpu_base;
|
2016-04-11 09:32:53 -06:00
|
|
|
} acpi_data __initdata;
|
2015-03-24 08:02:49 -06:00
|
|
|
|
|
|
|
static int __init
|
|
|
|
gic_acpi_parse_madt_cpu(struct acpi_subtable_header *header,
|
|
|
|
const unsigned long end)
|
|
|
|
{
|
|
|
|
struct acpi_madt_generic_interrupt *processor;
|
|
|
|
phys_addr_t gic_cpu_base;
|
|
|
|
static int cpu_base_assigned;
|
|
|
|
|
|
|
|
processor = (struct acpi_madt_generic_interrupt *)header;
|
|
|
|
|
2015-07-06 17:16:48 -06:00
|
|
|
if (BAD_MADT_GICC_ENTRY(processor, end))
|
2015-03-24 08:02:49 -06:00
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* There is no support for non-banked GICv1/2 register in ACPI spec.
|
|
|
|
* All CPU interface addresses have to be the same.
|
|
|
|
*/
|
|
|
|
gic_cpu_base = processor->base_address;
|
2016-04-11 09:32:53 -06:00
|
|
|
if (cpu_base_assigned && gic_cpu_base != acpi_data.cpu_phys_base)
|
2015-03-24 08:02:49 -06:00
|
|
|
return -EINVAL;
|
|
|
|
|
2016-04-11 09:32:53 -06:00
|
|
|
acpi_data.cpu_phys_base = gic_cpu_base;
|
2016-04-11 09:32:54 -06:00
|
|
|
acpi_data.maint_irq = processor->vgic_interrupt;
|
|
|
|
acpi_data.maint_irq_mode = (processor->flags & ACPI_MADT_VGIC_IRQ_MODE) ?
|
|
|
|
ACPI_EDGE_SENSITIVE : ACPI_LEVEL_SENSITIVE;
|
|
|
|
acpi_data.vctrl_base = processor->gich_base_address;
|
|
|
|
acpi_data.vcpu_base = processor->gicv_base_address;
|
|
|
|
|
2015-03-24 08:02:49 -06:00
|
|
|
cpu_base_assigned = 1;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2015-09-28 08:49:14 -06:00
|
|
|
/* The things you have to do to just *count* something... */
|
|
|
|
static int __init acpi_dummy_func(struct acpi_subtable_header *header,
|
|
|
|
const unsigned long end)
|
2015-03-24 08:02:49 -06:00
|
|
|
{
|
2015-09-28 08:49:14 -06:00
|
|
|
return 0;
|
|
|
|
}
|
2015-03-24 08:02:49 -06:00
|
|
|
|
2015-09-28 08:49:14 -06:00
|
|
|
static bool __init acpi_gic_redist_is_present(void)
|
|
|
|
{
|
|
|
|
return acpi_table_parse_madt(ACPI_MADT_TYPE_GENERIC_REDISTRIBUTOR,
|
|
|
|
acpi_dummy_func, 0) > 0;
|
|
|
|
}
|
2015-03-24 08:02:49 -06:00
|
|
|
|
2015-09-28 08:49:14 -06:00
|
|
|
static bool __init gic_validate_dist(struct acpi_subtable_header *header,
|
|
|
|
struct acpi_probe_entry *ape)
|
|
|
|
{
|
|
|
|
struct acpi_madt_generic_distributor *dist;
|
|
|
|
dist = (struct acpi_madt_generic_distributor *)header;
|
2015-03-24 08:02:49 -06:00
|
|
|
|
2015-09-28 08:49:14 -06:00
|
|
|
return (dist->version == ape->driver_data &&
|
|
|
|
(dist->version != ACPI_MADT_GIC_VERSION_NONE ||
|
|
|
|
!acpi_gic_redist_is_present()));
|
2015-03-24 08:02:49 -06:00
|
|
|
}
|
|
|
|
|
2015-09-28 08:49:14 -06:00
|
|
|
#define ACPI_GICV2_DIST_MEM_SIZE (SZ_4K)
|
|
|
|
#define ACPI_GIC_CPU_IF_MEM_SIZE (SZ_8K)
|
2016-04-11 09:32:54 -06:00
|
|
|
#define ACPI_GICV2_VCTRL_MEM_SIZE (SZ_4K)
|
|
|
|
#define ACPI_GICV2_VCPU_MEM_SIZE (SZ_8K)
|
|
|
|
|
|
|
|
static void __init gic_acpi_setup_kvm_info(void)
|
|
|
|
{
|
|
|
|
int irq;
|
|
|
|
struct resource *vctrl_res = &gic_v2_kvm_info.vctrl;
|
|
|
|
struct resource *vcpu_res = &gic_v2_kvm_info.vcpu;
|
|
|
|
|
|
|
|
gic_v2_kvm_info.type = GIC_V2;
|
|
|
|
|
|
|
|
if (!acpi_data.vctrl_base)
|
|
|
|
return;
|
|
|
|
|
|
|
|
vctrl_res->flags = IORESOURCE_MEM;
|
|
|
|
vctrl_res->start = acpi_data.vctrl_base;
|
|
|
|
vctrl_res->end = vctrl_res->start + ACPI_GICV2_VCTRL_MEM_SIZE - 1;
|
|
|
|
|
|
|
|
if (!acpi_data.vcpu_base)
|
|
|
|
return;
|
|
|
|
|
|
|
|
vcpu_res->flags = IORESOURCE_MEM;
|
|
|
|
vcpu_res->start = acpi_data.vcpu_base;
|
|
|
|
vcpu_res->end = vcpu_res->start + ACPI_GICV2_VCPU_MEM_SIZE - 1;
|
|
|
|
|
|
|
|
irq = acpi_register_gsi(NULL, acpi_data.maint_irq,
|
|
|
|
acpi_data.maint_irq_mode,
|
|
|
|
ACPI_ACTIVE_HIGH);
|
|
|
|
if (irq <= 0)
|
|
|
|
return;
|
|
|
|
|
|
|
|
gic_v2_kvm_info.maint_irq = irq;
|
|
|
|
|
|
|
|
gic_set_kvm_info(&gic_v2_kvm_info);
|
|
|
|
}
|
2015-09-28 08:49:14 -06:00
|
|
|
|
|
|
|
static int __init gic_v2_acpi_init(struct acpi_subtable_header *header,
|
|
|
|
const unsigned long end)
|
2015-03-24 08:02:49 -06:00
|
|
|
{
|
2015-09-28 08:49:14 -06:00
|
|
|
struct acpi_madt_generic_distributor *dist;
|
2015-10-13 05:51:40 -06:00
|
|
|
struct fwnode_handle *domain_handle;
|
2016-05-10 09:14:44 -06:00
|
|
|
struct gic_chip_data *gic = &gic_data[0];
|
2016-05-10 09:14:42 -06:00
|
|
|
int count, ret;
|
2015-03-24 08:02:49 -06:00
|
|
|
|
|
|
|
/* Collect CPU base addresses */
|
2015-09-28 08:49:14 -06:00
|
|
|
count = acpi_table_parse_madt(ACPI_MADT_TYPE_GENERIC_INTERRUPT,
|
|
|
|
gic_acpi_parse_madt_cpu, 0);
|
2015-03-24 08:02:49 -06:00
|
|
|
if (count <= 0) {
|
|
|
|
pr_err("No valid GICC entries exist\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
Small release overall.
- x86: miscellaneous fixes, AVIC support (local APIC virtualization,
AMD version)
- s390: polling for interrupts after a VCPU goes to halted state is
now enabled for s390; use hardware provided information about facility
bits that do not need any hypervisor activity, and other fixes for
cpu models and facilities; improve perf output; floating interrupt
controller improvements.
- MIPS: miscellaneous fixes
- PPC: bugfixes only
- ARM: 16K page size support, generic firmware probing layer for
timer and GIC
Christoffer Dall (KVM-ARM maintainer) says:
"There are a few changes in this pull request touching things outside
KVM, but they should all carry the necessary acks and it made the
merge process much easier to do it this way."
though actually the irqchip maintainers' acks didn't make it into the
patches. Marc Zyngier, who is both irqchip and KVM-ARM maintainer,
later acked at http://mid.gmane.org/573351D1.4060303@arm.com
"more formally and for documentation purposes".
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v2.0.22 (GNU/Linux)
iQEcBAABAgAGBQJXPJjyAAoJEL/70l94x66DhioH/j4fwQ0FmfPSM9PArzaFHQdx
LNE3tU4+bobbsy1BJr4DiAaOUQn3DAgwUvGLWXdeLiOXtoWXBiFHKaxlqEsCA6iQ
xcTH1TgfxsVoqGQ6bT9X/2GCx70heYpcWG3f+zqBy7ZfFmQykLAC/HwOr52VQL8f
hUFi3YmTHcnorp0n5Xg+9r3+RBS4D/kTbtdn6+KCLnPJ0RcgNkI3/NcafTemoofw
Tkv8+YYFNvKV13qlIfVqxMa0GwWI3pP6YaNKhaS5XO8Pu16HuuF1JthJsUBDzwBa
RInp8R9MoXgsBYhLpz3jc9vWG7G9yDl5LehsD9KOUGOaFYJ7sQN+QZOusa6jFgA=
=llO5
-----END PGP SIGNATURE-----
Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvm
Pull KVM updates from Paolo Bonzini:
"Small release overall.
x86:
- miscellaneous fixes
- AVIC support (local APIC virtualization, AMD version)
s390:
- polling for interrupts after a VCPU goes to halted state is now
enabled for s390
- use hardware provided information about facility bits that do not
need any hypervisor activity, and other fixes for cpu models and
facilities
- improve perf output
- floating interrupt controller improvements.
MIPS:
- miscellaneous fixes
PPC:
- bugfixes only
ARM:
- 16K page size support
- generic firmware probing layer for timer and GIC
Christoffer Dall (KVM-ARM maintainer) says:
"There are a few changes in this pull request touching things
outside KVM, but they should all carry the necessary acks and it
made the merge process much easier to do it this way."
though actually the irqchip maintainers' acks didn't make it into the
patches. Marc Zyngier, who is both irqchip and KVM-ARM maintainer,
later acked at http://mid.gmane.org/573351D1.4060303@arm.com ('more
formally and for documentation purposes')"
* tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvm: (82 commits)
KVM: MTRR: remove MSR 0x2f8
KVM: x86: make hwapic_isr_update and hwapic_irr_update look the same
svm: Manage vcpu load/unload when enable AVIC
svm: Do not intercept CR8 when enable AVIC
svm: Do not expose x2APIC when enable AVIC
KVM: x86: Introducing kvm_x86_ops.apicv_post_state_restore
svm: Add VMEXIT handlers for AVIC
svm: Add interrupt injection via AVIC
KVM: x86: Detect and Initialize AVIC support
svm: Introduce new AVIC VMCB registers
KVM: split kvm_vcpu_wake_up from kvm_vcpu_kick
KVM: x86: Introducing kvm_x86_ops VCPU blocking/unblocking hooks
KVM: x86: Introducing kvm_x86_ops VM init/destroy hooks
KVM: x86: Rename kvm_apic_get_reg to kvm_lapic_get_reg
KVM: x86: Misc LAPIC changes to expose helper functions
KVM: shrink halt polling even more for invalid wakeups
KVM: s390: set halt polling to 80 microseconds
KVM: halt_polling: provide a way to qualify wakeups during poll
KVM: PPC: Book3S HV: Re-enable XICS fast path for irqfd-generated interrupts
kvm: Conditionally register IRQ bypass consumer
...
2016-05-19 12:27:09 -06:00
|
|
|
gic->raw_cpu_base = ioremap(acpi_data.cpu_phys_base, ACPI_GIC_CPU_IF_MEM_SIZE);
|
2016-05-10 09:14:44 -06:00
|
|
|
if (!gic->raw_cpu_base) {
|
2015-03-24 08:02:49 -06:00
|
|
|
pr_err("Unable to map GICC registers\n");
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
2015-09-28 08:49:14 -06:00
|
|
|
dist = (struct acpi_madt_generic_distributor *)header;
|
2016-05-10 09:14:44 -06:00
|
|
|
gic->raw_dist_base = ioremap(dist->base_address,
|
|
|
|
ACPI_GICV2_DIST_MEM_SIZE);
|
|
|
|
if (!gic->raw_dist_base) {
|
2015-03-24 08:02:49 -06:00
|
|
|
pr_err("Unable to map GICD registers\n");
|
2016-05-10 09:14:45 -06:00
|
|
|
gic_teardown(gic);
|
2015-03-24 08:02:49 -06:00
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
2015-08-26 10:00:44 -06:00
|
|
|
/*
|
|
|
|
* Disable split EOI/Deactivate if HYP is not available. ACPI
|
|
|
|
* guarantees that we'll always have a GICv2, so the CPU
|
|
|
|
* interface will always be the right size.
|
|
|
|
*/
|
|
|
|
if (!is_hyp_mode_available())
|
|
|
|
static_key_slow_dec(&supports_deactivate);
|
|
|
|
|
2015-03-24 08:02:49 -06:00
|
|
|
/*
|
2015-10-13 05:51:40 -06:00
|
|
|
* Initialize GIC instance zero (no multi-GIC support).
|
2015-03-24 08:02:49 -06:00
|
|
|
*/
|
2016-05-10 09:14:44 -06:00
|
|
|
domain_handle = irq_domain_alloc_fwnode(gic->raw_dist_base);
|
2015-10-13 05:51:40 -06:00
|
|
|
if (!domain_handle) {
|
|
|
|
pr_err("Unable to allocate domain handle\n");
|
2016-05-10 09:14:45 -06:00
|
|
|
gic_teardown(gic);
|
2015-10-13 05:51:40 -06:00
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
2016-05-10 09:14:44 -06:00
|
|
|
ret = __gic_init_bases(gic, -1, domain_handle);
|
2016-05-10 09:14:42 -06:00
|
|
|
if (ret) {
|
|
|
|
pr_err("Failed to initialise GIC\n");
|
|
|
|
irq_domain_free_fwnode(domain_handle);
|
2016-05-10 09:14:45 -06:00
|
|
|
gic_teardown(gic);
|
2016-05-10 09:14:42 -06:00
|
|
|
return ret;
|
|
|
|
}
|
2015-03-24 11:58:51 -06:00
|
|
|
|
2015-10-13 05:51:40 -06:00
|
|
|
acpi_set_irq_model(ACPI_IRQ_MODEL_GIC, domain_handle);
|
2015-12-10 09:55:30 -07:00
|
|
|
|
|
|
|
if (IS_ENABLED(CONFIG_ARM_GIC_V2M))
|
|
|
|
gicv2m_init(NULL, gic_data[0].domain);
|
|
|
|
|
2016-12-06 14:00:52 -07:00
|
|
|
if (static_key_true(&supports_deactivate))
|
|
|
|
gic_acpi_setup_kvm_info();
|
2016-04-11 09:32:54 -06:00
|
|
|
|
2015-03-24 08:02:49 -06:00
|
|
|
return 0;
|
|
|
|
}
|
2015-09-28 08:49:14 -06:00
|
|
|
IRQCHIP_ACPI_DECLARE(gic_v2, ACPI_MADT_TYPE_GENERIC_DISTRIBUTOR,
|
|
|
|
gic_validate_dist, ACPI_MADT_GIC_VERSION_V2,
|
|
|
|
gic_v2_acpi_init);
|
|
|
|
IRQCHIP_ACPI_DECLARE(gic_v2_maybe, ACPI_MADT_TYPE_GENERIC_DISTRIBUTOR,
|
|
|
|
gic_validate_dist, ACPI_MADT_GIC_VERSION_NONE,
|
|
|
|
gic_v2_acpi_init);
|
2015-03-24 08:02:49 -06:00
|
|
|
#endif
|