2008-08-25 16:11:06 -06:00
|
|
|
/*
|
|
|
|
*
|
|
|
|
* Copyright 2008 (c) Intel Corporation
|
|
|
|
* Jesse Barnes <jbarnes@virtuousgeek.org>
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the
|
|
|
|
* "Software"), to deal in the Software without restriction, including
|
|
|
|
* without limitation the rights to use, copy, modify, merge, publish,
|
|
|
|
* distribute, sub license, and/or sell copies of the Software, and to
|
|
|
|
* permit persons to whom the Software is furnished to do so, subject to
|
|
|
|
* the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice (including the
|
|
|
|
* next paragraph) shall be included in all copies or substantial portions
|
|
|
|
* of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
|
|
|
|
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
|
|
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
|
|
|
|
* IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
|
|
|
|
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
|
|
|
|
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
|
|
|
|
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
2012-10-02 11:01:07 -06:00
|
|
|
#include <drm/drmP.h>
|
|
|
|
#include <drm/i915_drm.h>
|
2009-12-01 12:56:30 -07:00
|
|
|
#include "intel_drv.h"
|
2012-01-07 18:40:34 -07:00
|
|
|
#include "i915_reg.h"
|
2008-08-25 16:11:06 -06:00
|
|
|
|
2011-06-29 01:30:34 -06:00
|
|
|
static void i915_save_display(struct drm_device *dev)
|
2009-07-08 00:13:14 -06:00
|
|
|
{
|
2016-07-04 04:34:36 -06:00
|
|
|
struct drm_i915_private *dev_priv = to_i915(dev);
|
2009-07-08 00:13:14 -06:00
|
|
|
|
|
|
|
/* Display arbitration control */
|
2013-01-18 13:29:03 -07:00
|
|
|
if (INTEL_INFO(dev)->gen <= 4)
|
|
|
|
dev_priv->regfile.saveDSPARB = I915_READ(DSPARB);
|
2009-07-08 00:13:14 -06:00
|
|
|
|
2014-01-23 07:49:15 -07:00
|
|
|
/* save FBC interval */
|
2016-10-13 04:03:06 -06:00
|
|
|
if (HAS_FBC(dev_priv) && INTEL_GEN(dev_priv) <= 4 && !IS_G4X(dev_priv))
|
2014-01-23 07:49:15 -07:00
|
|
|
dev_priv->regfile.saveFBC_CONTROL = I915_READ(FBC_CONTROL);
|
2008-08-25 16:11:06 -06:00
|
|
|
}
|
|
|
|
|
2011-06-29 01:30:34 -06:00
|
|
|
static void i915_restore_display(struct drm_device *dev)
|
2008-08-25 16:11:06 -06:00
|
|
|
{
|
2016-07-04 04:34:36 -06:00
|
|
|
struct drm_i915_private *dev_priv = to_i915(dev);
|
2008-11-17 21:39:02 -07:00
|
|
|
|
2008-11-03 00:08:44 -07:00
|
|
|
/* Display arbitration */
|
2013-01-18 13:29:03 -07:00
|
|
|
if (INTEL_INFO(dev)->gen <= 4)
|
|
|
|
I915_WRITE(DSPARB, dev_priv->regfile.saveDSPARB);
|
2008-08-25 16:11:06 -06:00
|
|
|
|
2010-03-19 03:05:10 -06:00
|
|
|
/* only restore FBC info on the platform that supports FBC*/
|
2016-01-19 06:35:46 -07:00
|
|
|
intel_fbc_global_disable(dev_priv);
|
2014-01-23 07:49:15 -07:00
|
|
|
|
|
|
|
/* restore FBC interval */
|
2016-10-13 04:03:06 -06:00
|
|
|
if (HAS_FBC(dev_priv) && INTEL_GEN(dev_priv) <= 4 && !IS_G4X(dev_priv))
|
2014-01-23 07:49:15 -07:00
|
|
|
I915_WRITE(FBC_CONTROL, dev_priv->regfile.saveFBC_CONTROL);
|
2013-01-25 09:53:22 -07:00
|
|
|
|
2015-02-23 04:03:30 -07:00
|
|
|
i915_redisable_vga(dev);
|
2009-09-14 15:48:42 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
int i915_save_state(struct drm_device *dev)
|
|
|
|
{
|
2016-07-04 04:34:36 -06:00
|
|
|
struct drm_i915_private *dev_priv = to_i915(dev);
|
2016-08-22 04:32:44 -06:00
|
|
|
struct pci_dev *pdev = dev_priv->drm.pdev;
|
2009-09-14 15:48:42 -06:00
|
|
|
int i;
|
|
|
|
|
2011-06-29 01:30:34 -06:00
|
|
|
mutex_lock(&dev->struct_mutex);
|
|
|
|
|
2009-09-14 15:48:42 -06:00
|
|
|
i915_save_display(dev);
|
|
|
|
|
2014-12-10 13:16:05 -07:00
|
|
|
if (IS_GEN4(dev))
|
2016-08-22 04:32:44 -06:00
|
|
|
pci_read_config_word(pdev, GCDGMBUS,
|
2014-12-10 13:16:05 -07:00
|
|
|
&dev_priv->regfile.saveGCDGMBUS);
|
|
|
|
|
2009-09-14 15:48:42 -06:00
|
|
|
/* Cache mode state */
|
2013-10-11 13:09:29 -06:00
|
|
|
if (INTEL_INFO(dev)->gen < 7)
|
|
|
|
dev_priv->regfile.saveCACHE_MODE_0 = I915_READ(CACHE_MODE_0);
|
2009-09-14 15:48:42 -06:00
|
|
|
|
|
|
|
/* Memory Arbitration state */
|
2012-11-02 12:55:02 -06:00
|
|
|
dev_priv->regfile.saveMI_ARB_STATE = I915_READ(MI_ARB_STATE);
|
2009-09-14 15:48:42 -06:00
|
|
|
|
|
|
|
/* Scratch space */
|
2015-09-18 11:03:43 -06:00
|
|
|
if (IS_GEN2(dev_priv) && IS_MOBILE(dev_priv)) {
|
|
|
|
for (i = 0; i < 7; i++) {
|
|
|
|
dev_priv->regfile.saveSWF0[i] = I915_READ(SWF0(i));
|
|
|
|
dev_priv->regfile.saveSWF1[i] = I915_READ(SWF1(i));
|
|
|
|
}
|
|
|
|
for (i = 0; i < 3; i++)
|
|
|
|
dev_priv->regfile.saveSWF3[i] = I915_READ(SWF3(i));
|
|
|
|
} else if (IS_GEN2(dev_priv)) {
|
|
|
|
for (i = 0; i < 7; i++)
|
|
|
|
dev_priv->regfile.saveSWF1[i] = I915_READ(SWF1(i));
|
|
|
|
} else if (HAS_GMCH_DISPLAY(dev_priv)) {
|
|
|
|
for (i = 0; i < 16; i++) {
|
|
|
|
dev_priv->regfile.saveSWF0[i] = I915_READ(SWF0(i));
|
|
|
|
dev_priv->regfile.saveSWF1[i] = I915_READ(SWF1(i));
|
|
|
|
}
|
|
|
|
for (i = 0; i < 3; i++)
|
|
|
|
dev_priv->regfile.saveSWF3[i] = I915_READ(SWF3(i));
|
2009-09-14 15:48:42 -06:00
|
|
|
}
|
|
|
|
|
2011-06-29 01:30:34 -06:00
|
|
|
mutex_unlock(&dev->struct_mutex);
|
|
|
|
|
2009-09-14 15:48:42 -06:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int i915_restore_state(struct drm_device *dev)
|
|
|
|
{
|
2016-07-04 04:34:36 -06:00
|
|
|
struct drm_i915_private *dev_priv = to_i915(dev);
|
2016-08-22 04:32:44 -06:00
|
|
|
struct pci_dev *pdev = dev_priv->drm.pdev;
|
2009-09-14 15:48:42 -06:00
|
|
|
int i;
|
|
|
|
|
2011-06-29 01:30:34 -06:00
|
|
|
mutex_lock(&dev->struct_mutex);
|
|
|
|
|
2013-06-12 03:15:12 -06:00
|
|
|
i915_gem_restore_fences(dev);
|
2014-12-10 13:16:05 -07:00
|
|
|
|
|
|
|
if (IS_GEN4(dev))
|
2016-08-22 04:32:44 -06:00
|
|
|
pci_write_config_word(pdev, GCDGMBUS,
|
2014-12-10 13:16:05 -07:00
|
|
|
dev_priv->regfile.saveGCDGMBUS);
|
2009-09-14 15:48:42 -06:00
|
|
|
i915_restore_display(dev);
|
|
|
|
|
2008-08-25 16:11:06 -06:00
|
|
|
/* Cache mode state */
|
2013-10-11 13:09:29 -06:00
|
|
|
if (INTEL_INFO(dev)->gen < 7)
|
|
|
|
I915_WRITE(CACHE_MODE_0, dev_priv->regfile.saveCACHE_MODE_0 |
|
|
|
|
0xffff0000);
|
2008-08-25 16:11:06 -06:00
|
|
|
|
|
|
|
/* Memory arbitration state */
|
2012-11-02 12:55:02 -06:00
|
|
|
I915_WRITE(MI_ARB_STATE, dev_priv->regfile.saveMI_ARB_STATE | 0xffff0000);
|
2008-08-25 16:11:06 -06:00
|
|
|
|
2015-09-18 11:03:43 -06:00
|
|
|
/* Scratch space */
|
|
|
|
if (IS_GEN2(dev_priv) && IS_MOBILE(dev_priv)) {
|
|
|
|
for (i = 0; i < 7; i++) {
|
|
|
|
I915_WRITE(SWF0(i), dev_priv->regfile.saveSWF0[i]);
|
|
|
|
I915_WRITE(SWF1(i), dev_priv->regfile.saveSWF1[i]);
|
|
|
|
}
|
|
|
|
for (i = 0; i < 3; i++)
|
|
|
|
I915_WRITE(SWF3(i), dev_priv->regfile.saveSWF3[i]);
|
|
|
|
} else if (IS_GEN2(dev_priv)) {
|
|
|
|
for (i = 0; i < 7; i++)
|
|
|
|
I915_WRITE(SWF1(i), dev_priv->regfile.saveSWF1[i]);
|
|
|
|
} else if (HAS_GMCH_DISPLAY(dev_priv)) {
|
|
|
|
for (i = 0; i < 16; i++) {
|
|
|
|
I915_WRITE(SWF0(i), dev_priv->regfile.saveSWF0[i]);
|
|
|
|
I915_WRITE(SWF1(i), dev_priv->regfile.saveSWF1[i]);
|
|
|
|
}
|
|
|
|
for (i = 0; i < 3; i++)
|
|
|
|
I915_WRITE(SWF3(i), dev_priv->regfile.saveSWF3[i]);
|
2008-08-25 16:11:06 -06:00
|
|
|
}
|
|
|
|
|
2011-06-29 01:30:34 -06:00
|
|
|
mutex_unlock(&dev->struct_mutex);
|
|
|
|
|
2010-07-20 16:44:45 -06:00
|
|
|
intel_i2c_reset(dev);
|
2009-12-01 12:56:30 -07:00
|
|
|
|
2008-08-25 16:11:06 -06:00
|
|
|
return 0;
|
|
|
|
}
|